{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:27:51Z","timestamp":1781836071635,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000181","name":"Air Force Office of Scientific Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000181","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014037","name":"National Defense Science and Engineering Graduate Fellowship, 32 CFR 168a","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014037","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Drexel Ventures Innovation Fund"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcad.2020.2988629","type":"journal-article","created":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T20:13:22Z","timestamp":1587154402000},"page":"38-51","source":"Crossref","is-referenced-by-count":13,"title":["Increased Output Corruption and Structural Attack Resilience for SAT Attack Secure Logic Locking"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6588-4167","authenticated-orcid":false,"given":"Kyle","family":"Juretus","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1795","authenticated-orcid":false,"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.264"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref31","article-title":"Logic synthesis and optimization benchmarks, version 3.0","author":"yang","year":"1991"},{"key":"ref30","first-page":"677","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2019.8741035"},{"key":"ref35","first-page":"1","article-title":"Closed-form estimation of SAT-attack resilience","author":"phatharodom","year":"2020","journal-title":"Proc Gov Microcircuit Appl Critical Technol Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2926478"},{"key":"ref11","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050606"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397343"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2925387"},{"key":"ref19","first-page":"127","article-title":"Mitigating SAT attack on logic locking","author":"xie","year":"2016","journal-title":"Proc Int Conf Cryptograph Hardw Embedded Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702704"},{"key":"ref4","year":"2011","journal-title":"Trusted integrated chips (TIC) program"},{"key":"ref27","article-title":"Vulnerability and remedy of stripped function logic locking","author":"zhou","year":"2019"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref29","first-page":"115","article-title":"On the complexity of derivations in the propositional calculus","author":"tseytin","year":"1968","journal-title":"Studies in the Mathematics and Mathematical Logic Part 2"},{"key":"ref5","year":"2012","journal-title":"Trends in the Global IC Design Service Market"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref2","first-page":"973","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"Proc Usenix Security Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714924"},{"key":"ref26","first-page":"936","article-title":"Functional analysis attacks on logic locking","author":"sirone","year":"2019","journal-title":"Proc IEEE Design Autom Test Eur Conf Exhibit"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9312500\/9070188-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9312500\/09070188.pdf?arnumber=9070188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:28Z","timestamp":1652194168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9070188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":41,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2988629","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}