{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:16Z","timestamp":1740132016511,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcad.2020.2990832","type":"journal-article","created":{"date-parts":[[2020,4,28]],"date-time":"2020-04-28T20:16:08Z","timestamp":1588104968000},"page":"185-198","source":"Crossref","is-referenced-by-count":6,"title":["Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0946-574X","authenticated-orcid":false,"given":"Zhanwei","family":"Zhong","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8334-0446","authenticated-orcid":false,"given":"Guoliang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Qinfu","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ATS.2014.28"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/VTS.2016.7477309"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TEST.1994.527959"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/DATE.2009.5090871"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ATS.2010.83"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TEST.2012.6401555"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ETS.2013.6569354"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TEST.2015.7342408"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ATS.2011.80"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/VTS.2018.8368640"},{"key":"ref28","first-page":"1","article-title":"A suite of IEEE 1687 benchmark networks","author":"t\u0161ertov","year":"2016","journal-title":"Proc IEEE Int Test Conf (ITC)"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/VLSID.2018.70"},{"year":"2020","journal-title":"Gurobi Optimizer Reference Manual","key":"ref27"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.2015.2481859"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ITC44170.2019.9000172"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VTS.2019.8758599"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/3287624.3287697"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ITC44170.2019.9000167"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/IEEESTD.2001.92950"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DATE.2011.5763228"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/IEEESTD.2014.6974961"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TEST.2017.8242034"},{"year":"2019","author":"zafar","journal-title":"Apple A13 & Beyond How Transistor Count and Costs Will Go Up","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TEST.2018.8624850"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TEST.2006.297620"},{"key":"ref23","first-page":"50","article-title":"Test cost reduction methodology for info wafer-level chip-scale package","volume":"34","author":"wang","year":"2017","journal-title":"IEEE Design Test"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ISCAS.2004.1329361"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/DTIS.2018.8368556"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9312500\/09080123.pdf?arnumber=9080123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:28Z","timestamp":1652194168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9080123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":28,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2990832","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}