{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:14:09Z","timestamp":1778256849128,"version":"3.51.4"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency, Microsystems Technology Office","doi-asserted-by":"publisher","award":["HR0011-13-C-0022"],"award-info":[{"award-number":["HR0011-13-C-0022"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1218474"],"award-info":[{"award-number":["CCF-1218474"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61702328"],"award-info":[{"award-number":["61702328"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcad.2020.2992684","type":"journal-article","created":{"date-parts":[[2020,5,5]],"date-time":"2020-05-05T20:15:22Z","timestamp":1588709722000},"page":"171-184","source":"Crossref","is-referenced-by-count":9,"title":["Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs"],"prefix":"10.1109","volume":"40","author":[{"given":"Jingwen","family":"Leng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alper","family":"Buyuktosunoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramon","family":"Bertran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pradip","family":"Bose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yazhou","family":"Zu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijay Janapa","family":"Reddi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2009","journal-title":"NVIDIA’s Next Generation CUDA Compute Architecture Fermi"},{"key":"ref38","year":"2016","journal-title":"CUDA C\/C++ SDK CODE Samples"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.06.016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref37","year":"2015","journal-title":"CUDA Profiling Tools Interface"},{"key":"ref36","year":"2019","journal-title":"CUDA Runtime API"},{"key":"ref35","year":"2015","journal-title":"NI DAQ 6133"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1145\/2366231.2337188","article-title":"VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors","author":"miller","year":"2012","journal-title":"Proc 39th Annu Int Symp Comput Architect"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00014"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155622"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"ref2","author":"anthony","year":"2014","journal-title":"IBM and NVIDIA to Build 100 Petaflop+ Supercomputers"},{"key":"ref1","author":"afterburner","year":"2016","journal-title":"MSI Afterburner"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref21","author":"patel","year":"2008","journal-title":"Cmos Process Variations A Critical Operation Point Hypothesis"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.18637\/jss.v036.i11"},{"key":"ref25","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc 25th Int Conf Neural Inf Process Syst"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-018-7319-2"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446061"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830824"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062268"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2969607"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00039"},{"key":"ref53","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482076"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630077"},{"key":"ref11","first-page":"193","article-title":"Single-cycle, pulse-shaped critical path monitor in the POWER7+ microprocessor","author":"drake","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref40","year":"2012","journal-title":"GTX 680 Kepler Whitepaper—GeForce"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref14","year":"2015","journal-title":"Facebook to Open-Source AI Hardware Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700707"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854386"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995694"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref19","author":"hamilton","year":"2008","journal-title":"Cost of Power in Large-Scale Data Centers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"ref3","year":"2015","journal-title":"GPU Server Cost"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147109"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1126\/science.1111104"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859628"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332740"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.131"},{"key":"ref41","year":"2015","journal-title":"NVIDIA Visual Profiler User Guide"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2989813"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9312500\/9086807-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9312500\/09086807.pdf?arnumber=9086807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:28Z","timestamp":1652194168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9086807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":57,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2992684","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}