{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:35:09Z","timestamp":1769754909338,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772094"],"award-info":[{"award-number":["61772094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Education, Singapore, under its Academic Research Fund Tier 2","award":["MOE2019-T2-1-071"],"award-info":[{"award-number":["MOE2019-T2-1-071"]}]},{"name":"Tier 1","award":["MOE2019-T1-001-072"],"award-info":[{"award-number":["MOE2019-T1-001-072"]}]},{"DOI":"10.13039\/501100001475","name":"Nanyang Technological University, Singapore, through its NAP","doi-asserted-by":"publisher","award":["M4082282"],"award-info":[{"award-number":["M4082282"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001475","name":"SUG","doi-asserted-by":"publisher","award":["M4082087"],"award-info":[{"award-number":["M4082087"]}],"id":[{"id":"10.13039\/501100001475","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcad.2020.2994261","type":"journal-article","created":{"date-parts":[[2020,5,12]],"date-time":"2020-05-12T23:03:15Z","timestamp":1589324595000},"page":"260-273","source":"Crossref","is-referenced-by-count":19,"title":["Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9385-734X","authenticated-orcid":false,"given":"Mengquan","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9348-4662","authenticated-orcid":false,"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4731-1896","authenticated-orcid":false,"given":"Luan H. K.","family":"Duong","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4565-6412","authenticated-orcid":false,"given":"Chunhua","family":"Xiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2019","journal-title":"Gurobi Optimization"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1082","DOI":"10.1109\/TVLSI.2013.2263397","article-title":"UNION: A unified inter\/intrachip optical network for chip multiprocessors","volume":"22","author":"wu","year":"2014","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062323"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801242"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714844"},{"key":"ref11","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2016.2597870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2494060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.273"},{"key":"ref15","first-page":"941","article-title":"Chip temperature optimization for dark silicon many-core systems","volume":"37","author":"li","year":"2018","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3267934"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/TVLSI.2014.2300477","article-title":"Aurora: A cross-layer solution for thermally resilient photonic network-on-chip","volume":"23","author":"li","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203863"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3362099"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.06.010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147125"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228739"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2014.2376972"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2009.19"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2370892"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753324"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185524"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.18"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1515\/nanoph-2013-0013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060457"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.808294"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278383"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801230"},{"key":"ref23","year":"2019","journal-title":"Lumerical Inc"},{"key":"ref26","first-page":"3","article-title":"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip","author":"gu","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref25","first-page":"1","article-title":"A 1550nm, 10Gbps monolithic optical receiver in 130nm CMOS with integrated Ge waveguide photodetector","author":"masini","year":"2007","journal-title":"Proc 4th IEEE Int Conf Group IV Photon"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9328630\/09091547.pdf?arnumber=9091547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:35Z","timestamp":1652194175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9091547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2994261","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}