{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:16Z","timestamp":1740132016890,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2019B010107001"],"award-info":[{"award-number":["2019B010107001"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61821003","61872413","U1709220","61902137"],"award-info":[{"award-number":["61821003","61872413","U1709220","61902137"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013314","name":"Higher Education Discipline Innovation Project","doi-asserted-by":"publisher","award":["B07038"],"award-info":[{"award-number":["B07038"]}],"id":[{"id":"10.13039\/501100013314","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Basic Research","award":["JCYJ20170818162129916"],"award-info":[{"award-number":["JCYJ20170818162129916"]}]},{"DOI":"10.13039\/501100012152","name":"Postdoctoral Innovative Talents Support Program","doi-asserted-by":"publisher","award":["BX20190128"],"award-info":[{"award-number":["BX20190128"]}],"id":[{"id":"10.13039\/501100012152","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2019M66262"],"award-info":[{"award-number":["2019M66262"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Excellent Projects for Postdoctoral Science and Technology Activities in Hubei Province"},{"name":"Key Project of Shandong Wisdom Joint Fund","award":["ZR2019LZH009"],"award-info":[{"award-number":["ZR2019LZH009"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,1]]},"DOI":"10.1109\/tcad.2020.2994266","type":"journal-article","created":{"date-parts":[[2020,5,12]],"date-time":"2020-05-12T23:03:15Z","timestamp":1589324595000},"page":"66-77","source":"Crossref","is-referenced-by-count":7,"title":["DEPS: Exploiting a Dynamic Error Prechecking Scheme to Improve the Read Performance of SSD"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8153-0393","authenticated-orcid":false,"given":"Weihua","family":"Liu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9746-4714","authenticated-orcid":false,"given":"Fei","family":"Wu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6992-3722","authenticated-orcid":false,"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0061-3475","authenticated-orcid":false,"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Jiguang","family":"Wan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1271-0571","authenticated-orcid":false,"given":"Changsheng","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1416944.1416949"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1145\/1508284.1508271","article-title":"DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings","volume":"44","author":"gupta","year":"2009","journal-title":"ACM SIGPLAN Notices"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3051123"},{"key":"ref31","first-page":"391","article-title":"Exploiting process variation for retention induced refresh minimization on flash memory","author":"di","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2462819"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7493565"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LANMAN.2015.7114717"},{"journal-title":"Best CRC polynomials","year":"2020","author":"koopman","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494261"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351309"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2018.8565794"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289878"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697961"},{"key":"ref15","first-page":"10","article-title":"Reducing SSD read latency via NAND flash program and erase suspension","volume":"12","author":"wu","year":"2012","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref16","article-title":"PEN: Design and evaluation of partial-erase for 3D NAND-based high density SSDs","author":"liu","year":"2018","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2345387"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926263"},{"year":"2016","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3162616"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.115"},{"key":"ref6","first-page":"1","article-title":"Soft information for LDPC decoding in flash: Mutual-information optimized quantization","author":"wang","year":"2011","journal-title":"Proc IEEE Global Telecommun Conf (GLOBECOM 2011)"},{"key":"ref29","article-title":"Characteristics & reliability of 100&#x00C5; oxides","author":"baglee","year":"1984","journal-title":"Proc 22nd IEEE Int Rel Phys Symp"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7512-0"},{"key":"ref8","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc Presented 11th USENIX Conf File Storage Technol (FAST13)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364973"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714941"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855550"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821442"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2010.15"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037728"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2016.7897085"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2016.7549406"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3022227.3022262"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3017430"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2554850.2554971"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9312500\/09091550.pdf?arnumber=9091550","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:28Z","timestamp":1652194168000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9091550\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2994266","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,1]]}}}