{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T09:21:06Z","timestamp":1767864066578,"version":"3.49.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2019YFB2102600"],"award-info":[{"award-number":["2019YFB2102600"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcad.2020.2998779","type":"journal-article","created":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T21:39:38Z","timestamp":1591047578000},"page":"274-286","source":"Crossref","is-referenced-by-count":7,"title":["Pearl: Performance-Aware Wear Leveling for Nonvolatile FPGAs"],"prefix":"10.1109","volume":"40","author":[{"given":"Hao","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0617-5613","authenticated-orcid":false,"given":"Ke","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1189-7787","authenticated-orcid":false,"given":"Mengying","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9526-6634","authenticated-orcid":false,"given":"Zhaoyan","family":"Shen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojun","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7769-4771","authenticated-orcid":false,"given":"Zhiping","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1","year":"2018","journal-title":"7 Series FPGAs Configuration User Guide (ug470)"},{"key":"ref38","first-page":"1","year":"2019","journal-title":"Spartan-6 FPGA Configuration User Guide"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-015-7744-1_2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref37","first-page":"1","year":"2013","journal-title":"Spiflash 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI"},{"key":"ref36","first-page":"1","author":"nielson","year":"2017","journal-title":"SPI Configuration and Flash Programming in Ultrascale FPGAs"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311199"},{"key":"ref34","first-page":"1","author":"li","year":"2017","journal-title":"MultiBoot With 7 Series FPGAs and SPI"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref40","first-page":"1","year":"2018","journal-title":"Zynq-7000 SoC data Sheet overview"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref13","first-page":"115","article-title":"Don’t forget the memory: Automatic block RAM modelling, optimization, and architecture exploration","author":"yazdanshenas","year":"2017","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECMSM.2015.7208700"},{"key":"ref15","author":"chen","year":"2010","journal-title":"Xilinx Next Generation 28 nm FPGA Technology Overview"},{"key":"ref16","first-page":"166t","article-title":"Self-rectifying bipolar TaOx\/TiO2 RRAM with superior endurance over 10??cycles for 3D high-density storage-class memory","author":"hsu","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.131"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2925366"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.64"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858394"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488889"},{"key":"ref7","first-page":"94","article-title":"GMS: Generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst Chip (VLSI-SoC)"},{"key":"ref2","first-page":"1737","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"Proc 32nd Int Conf Mach Learn"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2247744"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref20","first-page":"942","article-title":"Unified DRAM and NVM hybrid buffer cache architecture for reducing journaling overhead","author":"zhang","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref22","first-page":"279","article-title":"Curling-PCM: Application-specific wear leveling for phase change memory based embedded systems","author":"liu","year":"2013","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3203410"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317881"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306582"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9328630\/09104706.pdf?arnumber=9104706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:35Z","timestamp":1652194175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9104706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2998779","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}