{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:20:55Z","timestamp":1755926455602,"version":"3.37.3"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Synopsys, TSMC, and MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 109-2636-E-011-002"],"award-info":[{"award-number":["MOST 109-2636-E-011-002"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/tcad.2020.2999922","type":"journal-article","created":{"date-parts":[[2020,6,8]],"date-time":"2020-06-08T21:32:35Z","timestamp":1591651955000},"page":"400-404","source":"Crossref","is-referenced-by-count":2,"title":["Manufacturability Enhancement With Dummy via Insertion for DSA-MP Lithography Using Multiple BCP Materials"],"prefix":"10.1109","volume":"40","author":[{"given":"Yun-Jhe","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuo-Hao","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6675-2676","authenticated-orcid":false,"given":"Shao-Yun","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Challenges and opportunities in applying grapho-epitaxy DSA lithography to metal cut and contact\/via applications","author":"ma","year":"2014","journal-title":"Proc Eur Mask Lithography Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.70"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1126\/science.1157626"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203784"},{"key":"ref14","article-title":"DSA template optimization for contact layer in 1D standard cell design","volume":"9049","author":"xiao","year":"2014","journal-title":"Proc SPIE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691117"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858352"},{"key":"ref5","article-title":"Implementation of templated DSA for via layer patterning at the 7nm node","volume":"9423","author":"gronheid","year":"2015","journal-title":"Proc SPIE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748022"},{"key":"ref7","article-title":"Design strategy for integrating DSA via patterning in sub-7nm interconnects","volume":"9781","author":"karageorgos","year":"2016","journal-title":"Proc SPIE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744868"},{"key":"ref1","article-title":"Incorporating DSA in multipatterning semiconductor manufacturing technologies","volume":"9427","author":"badr","year":"2015","journal-title":"Proc SPIE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317871"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9328630\/09110578.pdf?arnumber=9110578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:35Z","timestamp":1652194175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9110578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.2999922","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}