{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:58:54Z","timestamp":1781884734290,"version":"3.54.5"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/tcad.2020.3001259","type":"journal-article","created":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T20:32:39Z","timestamp":1591821159000},"page":"584-597","source":"Crossref","is-referenced-by-count":32,"title":["Defect-Oriented Test: Effectiveness in High Volume Manufacturing"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8744-3039","authenticated-orcid":false,"given":"Friedrich","family":"Hapke","sequence":"first","affiliation":[{"name":"IC EDA\/Tessent Department, Mentor, A Siemens Business, Hamburg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8113-1533","authenticated-orcid":false,"given":"Will","family":"Howell","sequence":"additional","affiliation":[{"name":"Manufacturing and Product Engineering Department, Intel Corporation, Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Maxwell","sequence":"additional","affiliation":[{"name":"Intelligent Sensing Group, ON Semiconductor, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edward","family":"Brazil","sequence":"additional","affiliation":[{"name":"Manufacturing and Product Engineering Department, Intel Corporation, Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Srikanth","family":"Venkataraman","sequence":"additional","affiliation":[{"name":"Manufacturing and Product Engineering Department, Intel Corporation, Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rudrajit","family":"Dutta","sequence":"additional","affiliation":[{"name":"Manufacturing and Product Engineering Department, Intel Corporation, Sunnyvale, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8086-6220","authenticated-orcid":false,"given":"Andreas","family":"Glowatz","sequence":"additional","affiliation":[{"name":"IC EDA\/Tessent Department, Mentor, A Siemens Business, Hamburg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anja","family":"Fast","sequence":"additional","affiliation":[{"name":"IC EDA\/Tessent Department, Mentor, A Siemens Business, Hamburg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2124-447X","authenticated-orcid":false,"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[{"name":"IC EDA\/Tessent Department, Mentor, A Siemens Business, Hamburg, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1997.628306"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052403"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270112"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(97)00021-8"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624906"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624825"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519313"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.2178386"},{"key":"ref10","first-page":"1060","article-title":"Pattern selection for testing of deep submicron timing defects","volume":"2","author":"lee","year":"2005","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.33"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.902820"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355741"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401533"},{"key":"ref18","article-title":"Improving failure analysis for cell-internal defects through cell aware technology","author":"hapke","year":"2013","journal-title":"Proc 39th ISTFA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.276.0549"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470718"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.284.0461"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403527"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207853"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283703"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041801"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519711"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847814"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-46547-2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968227"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36237"},{"key":"ref23","first-page":"1","article-title":"Methodology of generating dual-cell-aware tests","author":"huang","year":"2017","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0026-2714(92)90453-R"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1080\/00207219408926069"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9358030\/09113500.pdf?arnumber=9113500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T17:56:27Z","timestamp":1745430987000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9113500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3001259","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,3]]}}}