{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T12:25:16Z","timestamp":1775478316882,"version":"3.50.1"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007065","name":"NVIDIA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcad.2020.3003843","type":"journal-article","created":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T21:57:39Z","timestamp":1592863059000},"page":"748-761","source":"Crossref","is-referenced-by-count":111,"title":["DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6180-6487","authenticated-orcid":false,"given":"Zixuan","family":"Jiang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8535-7698","authenticated-orcid":false,"given":"Jiaqi","family":"Gu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9887-5109","authenticated-orcid":false,"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Shounak","family":"Dhar","sequence":"additional","affiliation":[]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7584-3489","authenticated-orcid":false,"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5705-2501","authenticated-orcid":false,"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547587"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01138"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1980.1163351"},{"key":"ref31","author":"berman","year":"1996","journal-title":"Fundamentals of Sequential and Parallel Algorithms"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317803"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382641"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/TCAD.2012.2235124","article-title":"NCTU-GR 2.0: multithreaded collision-aware global routing with bounded-length maze routing","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68739-1_10"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2971531"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265371"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691143"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394383"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160958"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372614"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942075"},{"key":"ref18","year":"2020","journal-title":"Cadence Innovus"},{"key":"ref19","year":"2020","journal-title":"Synopsys IC Compiler"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2699873"},{"key":"ref29","article-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"naylor","year":"2001"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360453"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"ref9","first-page":"1","article-title":"Generalized augmented Lagrangian and its applications to VLSI global placement","author":"zhu","year":"2018","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560188"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687525"},{"key":"ref21","first-page":"922","article-title":"UTPlaceF 3.0: A parallelization framework for modern FPGA global placement","author":"li","year":"2017","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref24","first-page":"8024","article-title":"PyTorch: An imperative style, high-performance deep learning library","author":"paszke","year":"2019","journal-title":"Proc Conf Neural Inf Process Syst (NeurIPS)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228500"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342222"},{"key":"ref26","volume":"1","author":"goodfellow","year":"2016","journal-title":"Deep Learning"},{"key":"ref25","first-page":"1","article-title":"Adam: A method for stochastic optimization","author":"kingma","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9381730\/09122053.pdf?arnumber=9122053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:33Z","timestamp":1652194173000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9122053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3003843","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}