{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:05:05Z","timestamp":1780675505017,"version":"3.54.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100009036","name":"JST SICORP, Japan","doi-asserted-by":"publisher","award":["JPMJSC16H1"],"award-info":[{"award-number":["JPMJSC16H1"]}],"id":[{"id":"10.13039\/501100009036","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcad.2020.3007253","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T20:14:28Z","timestamp":1594152868000},"page":"735-747","source":"Crossref","is-referenced-by-count":8,"title":["SAT-Based On-Track Bus Routing"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6715-2242","authenticated-orcid":false,"given":"He-Teng","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6516-4175","authenticated-orcid":false,"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-8390","authenticated-orcid":false,"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2279-4732","authenticated-orcid":false,"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"liao","year":"2018","journal-title":"ICCAD Contest Obstacle-Aware on-Track Bus Routing"},{"key":"ref11","author":"liao","year":"2018","journal-title":"ICCAD Contest Result Announcement of Obstacle-Aware On-Track Bus Routing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006095"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917583"},{"key":"ref15","first-page":"1","article-title":"Canonical computation without canonical representation","author":"mishchenko","year":"2018","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49674-9_53"},{"key":"ref17","first-page":"1","article-title":"Fast generation of lexicographic satisfiable assignments enabling canonicity in SAT-based applications","author":"petkovska","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref18","first-page":"1","article-title":"Efficient computation of ECO patch functions","author":"quoc","year":"2018","journal-title":"Proc DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40970-2_14"},{"key":"ref4","first-page":"502","article-title":"An extensible SAT-solver","author":"een","year":"2003","journal-title":"Proc SAT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317860"},{"key":"ref6","first-page":"326","article-title":"Automatic bus planner for dense PCBs","author":"hui","year":"2019","journal-title":"Proc 56th Annu Design Autom Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317740"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2926484"},{"key":"ref7","article-title":"Fascicle 6: &#x2018;Satisfiability","volume":"4","author":"knuth","year":"2015","journal-title":"The art of computer programming"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.920694"},{"key":"ref1","year":"2016","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225210"},{"key":"ref20","first-page":"1","article-title":"Efficient multi-layer obstacle-avoiding region-to-region rectilinear Steiner tree construction","author":"wang","year":"2018","journal-title":"Proc DAC"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9381730\/09134403.pdf?arnumber=9134403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:32Z","timestamp":1652194172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9134403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":20,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3007253","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}