{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:13:04Z","timestamp":1766067184232,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcad.2020.3007555","type":"journal-article","created":{"date-parts":[[2020,7,7]],"date-time":"2020-07-07T20:14:28Z","timestamp":1594152868000},"page":"633-645","source":"Crossref","is-referenced-by-count":4,"title":["Investigating Frequency Scaling, Nonvolatile, and Hybrid Memory Technologies for On-Chip Routers to Support the Era of Dark Silicon"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4555-3931","authenticated-orcid":false,"given":"Khushboo","family":"Rani","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9376-7686","authenticated-orcid":false,"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786595"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669151"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357167"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492722"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.43"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.5"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0694"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2536747"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"journal-title":"MRAM Companies","year":"2014","key":"ref14"},{"journal-title":"Trends in Embedded DRAM Technology","year":"2014","key":"ref15"},{"journal-title":"Altered States","year":"2014","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038589"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS) 2011 Edition","year":"2011","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.01.016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110470"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2974058"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2788707"},{"article-title":"Router parking in power-efficient interconnect architectures","year":"2017","author":"samih","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024932"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2018.8704027"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2019.0039"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref21","first-page":"143","article-title":"Technology comparison for large last-level caches (L3 CS): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized EDRAM","author":"chang","year":"2013","journal-title":"Proc IEEE 19th Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.77"},{"key":"ref24","first-page":"234","article-title":"I2Wap: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc IEEE Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2922471"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218635"},{"key":"ref25","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc Conf Design Autom Test Europe"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9381730\/09134387.pdf?arnumber=9134387","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:33Z","timestamp":1652194173000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9134387\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3007555","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}