{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T09:52:02Z","timestamp":1773827522771,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/tcad.2020.3009624","type":"journal-article","created":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T20:08:46Z","timestamp":1594930126000},"page":"723-734","source":"Crossref","is-referenced-by-count":15,"title":["Modeling Multiple-Input Switching in Timing Analysis Using Machine Learning"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5946-338X","authenticated-orcid":false,"given":"O. V. S.","family":"Shashank Ram","sequence":"first","affiliation":[{"name":"Qualcomm, Bangalore, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0587-3391","authenticated-orcid":false,"given":"Sneh","family":"Saurabh","sequence":"additional","affiliation":[{"name":"VLSI Department, Indraprastha Institute of Information Technology Delhi, New Delhi, India"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9010157"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref33","year":"2020","journal-title":"TAU Contest 2019 (Resources)"},{"key":"ref32","author":"basri","year":"2016","journal-title":"Efficient Representation of Low-Dimensional Manifolds Using Deep Networks"},{"key":"ref31","year":"2020","journal-title":"ISCAS85 Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391590"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/92.238423"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024899"},{"key":"ref34","author":"bhasker","year":"2009","journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035482"},{"key":"ref40","first-page":"1","article-title":"A deep learning methodology to proliferate golden signoff timing","author":"han","year":"2014","journal-title":"Proc Eur Conf Exhib Design Autom Test"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484005"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1027","DOI":"10.1109\/43.35557","article-title":"An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation","volume":"8","author":"jun","year":"1989","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146974"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2778970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747937"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062280"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1080\/02564602.2018.1531733"},{"key":"ref18","author":"chollet","year":"2015","journal-title":"Keras"},{"key":"ref19","author":"abadi","year":"2015","journal-title":"TensorFlow Large-Scale Machine Learning on Heterogeneous Systems"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2009.191"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.759070"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/7496.003.0016"},{"key":"ref3","first-page":"10","article-title":"A Practical Model to Reduce Margin Pessimism for Multi-Input Switching in Static Timing Analysis of Digital CMOS Circuits","author":"lutkemeyer","year":"2015","journal-title":"Proc IEEE TAU Workshop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996746"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.80"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.317470"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804088"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.92"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423815"},{"key":"ref9","first-page":"286","article-title":"Statistical gate delay model for multiple input switching","author":"fukuoka","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545649"},{"key":"ref20","first-page":"2825","article-title":"Scikit-learn: Machine learning in python","volume":"12","author":"pedregosa","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref22","year":"2020","journal-title":"Liberty Modeling"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2006.1619069"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref26","author":"mitchell","year":"1997","journal-title":"Machine Learning"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780198538493.001.0001","author":"bishop","year":"1995","journal-title":"Neural Networks for Pattern Recognition"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9381730\/09142257.pdf?arnumber=9142257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T05:39:48Z","timestamp":1723268388000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9142257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3009624","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4]]}}}