{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:38:34Z","timestamp":1779295114459,"version":"3.51.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ANR STEALTH Project","award":["ANR-17-CE24-0022-01"],"award-info":[{"award-number":["ANR-17-CE24-0022-01"]}]},{"name":"ANR TOLTECA Project","award":["ANR-16-CE04-0013-01"],"award-info":[{"award-number":["ANR-16-CE04-0013-01"]}]},{"name":"Doctoral School EDITE de Paris through Fellowship"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcad.2020.3011662","type":"journal-article","created":{"date-parts":[[2020,7,24]],"date-time":"2020-07-24T20:31:11Z","timestamp":1595622671000},"page":"822-835","source":"Crossref","is-referenced-by-count":22,"title":["Analog and Mixed-Signal IC Security via Sizing Camouflaging"],"prefix":"10.1109","volume":"40","author":[{"given":"Julian","family":"Leonhard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5556-5733","authenticated-orcid":false,"given":"Alhassan","family":"Sayed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9669-1085","authenticated-orcid":false,"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3489-5968","authenticated-orcid":false,"given":"Hassan","family":"Aboushady","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9943-5607","authenticated-orcid":false,"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.04.009"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6932-3"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.04.003"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806606"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2652220"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2961322"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.04.002"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2081750"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-2906-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2728366"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0024-z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315145"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758657"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1142\/5059"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref27","first-page":"464","article-title":"How multi-threshold designs can protect analog IPs","author":"ash-saki","year":"2018","journal-title":"Proc IEEE Int Conf Comput Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0028"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-030-15334-2","author":"yasin","year":"2020","journal-title":"Trustworthy Hardware Design Combinational Logic Locking Techniques"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3342099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2016.7524239"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000113"},{"key":"ref22","first-page":"286","article-title":"Range-controlled floating-gate transistors: A unified solution for unlocking and calibrating analog ICs","author":"govinda rao nimmalapudi","year":"2020","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"ref24","first-page":"84","article-title":"MixLock: Securing mixed-signal circuits via logic locking","author":"leonhard","year":"2019","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3013821"},{"key":"ref23","first-page":"61","article-title":"Securing programmable analog ICs against piracy","author":"elshamy","year":"2020","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319497"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2019.8795279"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9409805\/09146914.pdf?arnumber=9146914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:29Z","timestamp":1652194169000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9146914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":41,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3011662","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}