{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:47:01Z","timestamp":1783788421646,"version":"3.55.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Federal Ministry of Education and Research (BMBF) as part of the Metacca, MetaDL, ProThOS, and REACT projects as well as the Intel Visual Computing Institute at Saarland University"},{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft and German Research Foundation (DFG) \u201cInvasive Computing.\u201d","doi-asserted-by":"publisher","award":["146371743\u2014TRR 89"],"award-info":[{"award-number":["146371743\u2014TRR 89"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012172","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3202-3214","source":"Crossref","is-referenced-by-count":26,"title":["AnyHLS: High-Level Synthesis With Partial Evaluation"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5067-2268","authenticated-orcid":false,"given":"M. Akif","family":"Ozkan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arsene","family":"Perard-Gayot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Membarth","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philipp","family":"Slusallek","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Roland","family":"Leisa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sebastian","family":"Hack","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jurgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245730"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-19027-9_16"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445108"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2019.8661197"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3315454.3329957"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49956-7_14"},{"key":"ref37","first-page":"1","article-title":"Parital computation of programs","author":"futamura","year":"1982","journal-title":"Proc RIMS Symp Software Science and Eng"},{"key":"ref36","author":"jones","year":"1993","journal-title":"Partial Evaluation and Automatic Program Generation"},{"key":"ref35","first-page":"1","article-title":"A journey into DSL design using generative programming: FPGA mapping of image border handling through refinement","author":"\u00f6zkan","year":"2018","journal-title":"Proc 5th Int Workshop FPGAs Softw Program (FSP)"},{"key":"ref34","first-page":"11","article-title":"Shallow embedding of DSLs via online partial evaluation","author":"lei\u00dfa","year":"2015","journal-title":"Proc Int Conf Gener Program Concepts Exp (GPCE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref40","first-page":"155","article-title":"Hardware design and analysis of efficient loop coarsening and border handling for image processing","author":"\u00f6zkan","year":"2017","journal-title":"Proc Int Conf Appl Specif Syst Arch Process (ASAP)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2436256.2436271"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.111"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00036"},{"key":"ref17","first-page":"218","article-title":"Module-per-object: A human-driven methodology for C++-based high-level synthesis design","author":"da silva","year":"2019","journal-title":"Proc Int Symp Field-Program Custom Comput Mach (FCCM)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857259"},{"key":"ref19","first-page":"1","article-title":"A highly efficient and comprehensive image processing library for C++-based high-level synthesis","author":"\u00f6zkan","year":"2017","journal-title":"Proc 4th Int Workshop FPGAs Softw Program (FSP)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967969"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref27","first-page":"1026","article-title":"Generating FPGA-based image processing accelerators with Hipacc","author":"reiche","year":"2017","journal-title":"Proc Int Conf Comput Aided Design (ICCAD)"},{"key":"ref3","first-page":"84","article-title":"MyHDL: A Python-based hardware description language","volume":"127","author":"decaluwe","year":"2004","journal-title":"Linux J"},{"key":"ref6","year":"2017","journal-title":"Vivado Design Suite User Guide High-Level Synthesis UG902"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240850"},{"key":"ref5","first-page":"1","article-title":"Automated accelerator generation and optimization with composable, parallel and pipeline architecture","author":"cong","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf (DAC)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3276489","article-title":"AnyDSL: A partial evaluation framework for programming high-performance libraries","volume":"2","author":"lei\u00dfa","year":"2018","journal-title":"Proc ACM Program Lang (PACMPL)"},{"key":"ref7","year":"2017","journal-title":"Intel fpga sdk for opencl Best practices guide"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.08.001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref20","author":"de fine licht","year":"2019","journal-title":"Transformations of High-Level Synthesis Codes for High-Performance Computing"},{"key":"ref45","first-page":"1","article-title":"FPGA-based accelerator design from a domain-specific language","author":"\u00f6zkan","year":"2016","journal-title":"Proc IEEE 26th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159547"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2517208.2517228"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925892"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174262"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2601097.2601174"},{"key":"ref44","year":"2020","journal-title":"Intel Program License Subscription Agreement"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"ref43","year":"2020","journal-title":"Core Evaluation License Agreement"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3107953"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211557.pdf?arnumber=9211557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:03:24Z","timestamp":1651068204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211557\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":45,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012172","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}