{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T18:04:28Z","timestamp":1779905068173,"version":"3.53.1"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["I\/UCRC-1439722"],"award-info":[{"award-number":["I\/UCRC-1439722"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["FoMR-1823403"],"award-info":[{"award-number":["FoMR-1823403"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DellEMC"},{"name":"Hewlett Packard Enterprise"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012213","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3627-3637","source":"Crossref","is-referenced-by-count":23,"title":["Hardware Memory Management for Future Mobile Hybrid Memory Systems"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8789-8495","authenticated-orcid":false,"given":"Fei","family":"Wen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1753-3914","authenticated-orcid":false,"given":"Mian","family":"Qin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7120-7189","authenticated-orcid":false,"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A. L. Narasimha","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.74"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref31","year":"2016","journal-title":"ChampSim"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref36","article-title":"Calculating memory power for DDR4 SDRAM","year":"2017"},{"key":"ref35","author":"evans","year":"2016","journal-title":"jemalloc"},{"key":"ref34","year":"2017","journal-title":"SPEC CPU2017 Documentation"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742886"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2325878"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref16","author":"shilov","year":"2019","journal-title":"Pricing of Intel’s Optane DC Persistent Memory Modules"},{"key":"ref17","year":"2015","journal-title":"More moore"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref4","year":"2016","journal-title":"Intel Optane Technology"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079089"},{"key":"ref3","first-page":"477","article-title":"FlashShare: Punching through server storage stack from kernel to firmware for ultra-low latency SSDs","author":"zhang","year":"2018","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref29","first-page":"439","article-title":"2Q: A low overhead high performance buffer management replacement algorithm","author":"johnson","year":"1994","journal-title":"Proc VLDB"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref7","author":"choe","year":"2017","journal-title":"Intel 3D Xpoint Memory Die Removed From Intel Optane PCM"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132770"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref1","year":"2015","journal-title":"Intel 750"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.56"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref26","first-page":"1","article-title":"Managing storage space in a flash and disk hybrid storage system","author":"wu","year":"2009","journal-title":"Proc Int Symp Model Anal Simul Comput Telecommun Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211440.pdf?arnumber=9211440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:11Z","timestamp":1651068251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":38,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012213","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}