{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,12]],"date-time":"2025-07-12T01:23:05Z","timestamp":1752283385795,"version":"3.37.3"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Council (DFG) through the TraceSymm Project","award":["CA 1602\/4-1"],"award-info":[{"award-number":["CA 1602\/4-1"]}]},{"name":"Cluster of Excellence \u201cCenter for Advancing Electronics Dresden;\u201d"},{"name":"Swiss National Science Foundation under the Ambizione Program","award":["PZ00P2168016"],"award-info":[{"award-number":["PZ00P2168016"]}]},{"DOI":"10.13039\/100014121","name":"ARM Holdings plc and Xilinx Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014121","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Polly Labs"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012266","type":"journal-article","created":{"date-parts":[[2020,10,7]],"date-time":"2020-10-07T19:39:03Z","timestamp":1602099543000},"page":"3968-3980","source":"Crossref","is-referenced-by-count":8,"title":["Polyhedral Compilation for Racetrack Memories"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5130-9855","authenticated-orcid":false,"given":"Asif Ali","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hauke","family":"Mewes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3874-6003","authenticated-orcid":false,"given":"Tobias","family":"Grosser","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5007-445X","authenticated-orcid":false,"given":"Jeronimo","family":"Castrillon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00047"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00016"},{"key":"ref33","first-page":"25","article-title":"Performance-centric register file design for GPUs using racetrack memory","author":"wang","year":"2016","journal-title":"Proc Asia South Pacific Design Autom Conf (ASP-DAC)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2536020"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref30","first-page":"1","article-title":"Accelerating graph computation with racetrack memory and pointer-assisted graph representation","author":"park","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3329864"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-2061-y"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2690855"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3235029"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.107"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2771750"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902967"},{"article-title":"Integer set library: Manual","year":"2020","author":"verdoolaege","key":"ref27"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126618500810"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04307-3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2467268"},{"article-title":"A memory encryption engine suitable for general purpose processors","year":"2016","author":"gueron","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326347"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2899306"},{"journal-title":"AMD Memory Encryption","year":"2016","author":"kaplan","key":"ref23"},{"journal-title":"Cosmo","year":"2020","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"article-title":"CHiLL: A framework for composing high-level loop transformations","year":"2008","author":"chen","key":"ref50"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626412500107"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503289"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400713"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_14"},{"journal-title":"Tensor Comprehensions Framework-Agnostic High-Performance Machine Learning Abstractions","year":"2018","author":"vasilache","key":"ref55"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3278122.3278131"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654105"},{"key":"ref52","first-page":"2006","article-title":"Graphite: Polyhedral analyses and optimizations for GCC","author":"pop","year":"2006","journal-title":"Proc GCC Developers Summit"},{"journal-title":"PolyBench The Polyhedral Benchmark Suite","year":"2012","author":"pouchet","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1175\/MWR-D-10-05013.1"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058988"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3372489"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"ref16","first-page":"3202","article-title":"Schedule trees","author":"verdoolaege","year":"2014","journal-title":"Proceedings of the 4th International Workshop on Polyhedral Compilation Techniques"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15582-6_49"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326351"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3178372.3179507"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2804938"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.119"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.41"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665710"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975719"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00020-9"},{"key":"ref9","article-title":"Polly: Polyhedral optimization in LLVM","author":"grosser","year":"2011","journal-title":"Proceedings of the International Workshop on Polyhedral Compilation Techniques (IMPACT'12)"},{"key":"ref46","first-page":"1581","article-title":"Polyhedron model","author":"feautrier","year":"2011","journal-title":"Encyclopedia of Parallel Computing"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3396235"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379404"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407835"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116245"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324558"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824954"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2537400"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09216560.pdf?arnumber=9216560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:12Z","timestamp":1651068252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9216560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":63,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012266","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}