{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:51:23Z","timestamp":1771951883456,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012318","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"4217-4228","source":"Crossref","is-referenced-by-count":6,"title":["Tensor Optimization for High-Level Synthesis Design Flows"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2782-837X","authenticated-orcid":false,"given":"Marco","family":"Siracusa","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0301-4419","authenticated-orcid":false,"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref11","first-page":"89","article-title":"The effect of compiler optimizations on high-level synthesis for FPGAs","author":"huang","year":"2013","journal-title":"Proc IEEE 21st Annu Int Symp Field Program Custom Comput Mach"},{"key":"ref12","author":"jambor","year":"2010","journal-title":"The New Intraprocedural Scalar Replacement of Aggregates"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref16","year":"2020","journal-title":"Scalar Replacement of Aggregates Class Reference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191546"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997196"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-010-0161-2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2508834.2513149"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2703149"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"ref9","author":"stallman","year":"2009","journal-title":"Using The Gnu Compiler Collection A Gnu Manual For Gcc Version 4 3 3 CreateSpace"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3356475"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203809"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-37658-0_10"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00055"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"ref26","year":"2020","journal-title":"LLVM Language Reference Manual"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_33"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211479.pdf?arnumber=9211479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:03:24Z","timestamp":1651068204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012318","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}