{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T17:59:27Z","timestamp":1770832767711,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001869","name":"Academia Sinica","doi-asserted-by":"publisher","award":["AS-CDA-107-M05"],"award-info":[{"award-number":["AS-CDA-107-M05"]}],"id":[{"id":"10.13039\/501100001869","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["109-2218-E-002-019"],"award-info":[{"award-number":["109-2218-E-002-019"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["107-2923-E-001-001-MY3"],"award-info":[{"award-number":["107-2923-E-001-001-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["108-2221-E-001-001-MY3"],"award-info":[{"award-number":["108-2221-E-001-001-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["108-2221-E-001-004-MY3"],"award-info":[{"award-number":["108-2221-E-001-004-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["106-2221-E-002-037-MY3"],"award-info":[{"award-number":["106-2221-E-002-037-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["108-2221-E-002-062-MY3"],"award-info":[{"award-number":["108-2221-E-002-062-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012322","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"4266-4277","source":"Crossref","is-referenced-by-count":17,"title":["When Storage Response Time Catches Up With Overall Context Switch Overhead, What Is Next?"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6367-0517","authenticated-orcid":false,"given":"Chun-Feng","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1282-2111","authenticated-orcid":false,"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-757X","authenticated-orcid":false,"given":"Ming-Chang","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3131850"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2989554"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2858459"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2018.2819720"},{"key":"ref35","year":"2017","journal-title":"TN-40–07 Calculating Memory System Power for DDR4 SDRAM"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56702-0_1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173203"},{"key":"ref11","first-page":"12","article-title":"Linux perf_event features and overhead","volume":"13","author":"weaver","year":"2013","journal-title":"Proc 2nd Int Workshop Perform Anal Workload Optim Syst FastPath"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3186331"},{"key":"ref13","first-page":"3","article-title":"When poll is better than interrupt","volume":"12","author":"yang","year":"2012","journal-title":"Proc FAST"},{"key":"ref14","first-page":"359","article-title":"LightNVM: The Linux open-channel SSD subsystem","author":"bj\u00f8rling","year":"2017","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref15","first-page":"1","article-title":"From open-channel SSDs to zoned namespaces","author":"bj\u00f8rling","year":"2019","journal-title":"Proc Linux Storage Filesyst Conf (Vault)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353535.1346286"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630130"},{"key":"ref4","first-page":"338","article-title":"A flash memory controller for 15?s ultra-low-latency SSD using high-speed 3D NAND flash with 3?s read time","author":"cheong","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2964254"},{"key":"ref3","year":"2017","journal-title":"Technology Brief Ultra-Low Latency With Samsung z-Nand SSD"},{"key":"ref6","year":"2019","journal-title":"PCI Express Base Specification Revision 4 0 Version 1 0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488936"},{"key":"ref5","year":"2018","journal-title":"Produciton Brief Intel OPTANE SSD DC p4800x\/p4801x Series"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844138"},{"key":"ref7","year":"2019","journal-title":"Intel Agilex FPGAs"},{"key":"ref2","first-page":"1","article-title":"FlashVM: Virtual memory management on flash","author":"saxena","year":"2010","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref9","first-page":"705","article-title":"Coordinated and efficient huge page management with in GENs","author":"kwon","year":"2016","journal-title":"Proc of USENIX Symp on Operating Systems Design and Implementation (OSDI)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190524"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485943"},{"key":"ref22","author":"mcginnis","year":"2017","journal-title":"PCI-SIG—Fast Tracks Evolution to 32Gt\/s With PCI Express 5 0 Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2588491"},{"key":"ref23","first-page":"49","article-title":"MQSIM: A framework for enabling realistic studies of modern multi-queue SSD devices","author":"tavakkol","year":"2018","journal-title":"Proc USENIX Conf File Storage Technol (FAST)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.60"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855544"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211516.pdf?arnumber=9211516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:03:25Z","timestamp":1651068205000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012322","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}