{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:48:18Z","timestamp":1772041698182,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"German Research Foundation (DFG) through the project \u201cACCROSS: Approximate Computing aCROs the System Stack.\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012753","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3842-3855","source":"Crossref","is-referenced-by-count":53,"title":["NPU Thermal Management"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5649-3102","authenticated-orcid":false,"given":"Hussam","family":"Amrouch","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8110-7122","authenticated-orcid":false,"given":"Georgios","family":"Zervakis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1044-7231","authenticated-orcid":false,"given":"Sami","family":"Salamin","sequence":"additional","affiliation":[]},{"given":"Hammam","family":"Kattan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0985-3045","authenticated-orcid":false,"given":"Iraklis","family":"Anagnostopoulos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9602-2922","authenticated-orcid":false,"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00748"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.417"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2273873"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref15","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref16","author":"iandola","year":"2016","journal-title":"SqueezeNet AlexNet-level accuracy with 50x fewer parameters and"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.634"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.5244\/C.30.87"},{"key":"ref19","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Int Conf Neural Inf Process"},{"key":"ref4","year":"2020"},{"key":"ref3","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms10302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2916869"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875813"},{"key":"ref7","first-page":"3.7.1","article-title":"A 14nm logic technology featuring 2nd-generation finfet, air-gapped interconnects, self-aligned double patterning and a 0.0588 ?m² sram cell size","author":"natarajan","year":"2014","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662476"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2808319"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00716"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00293"},{"key":"ref24","author":"samajdar","year":"2018","journal-title":"SCALE-Sim Systolic CNN Accelerator Simulator"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref26","author":"choi","year":"2018","journal-title":"PACT Parameterized Clipping Activation for Quantized Neural Networks"},{"key":"ref25","author":"salami","year":"2020","journal-title":"An Experimental Study of Reduced-Voltage Operation in Modern FPGAs for Neural Network Acceleration"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211572.pdf?arnumber=9211572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:54Z","timestamp":1651068294000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":26,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012753","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}