{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:28Z","timestamp":1740132028479,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation JUMP Center for Research in Intelligent Storage and Processing in Memory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1763681","1629129","1931531","1629915","1908793"],"award-info":[{"award-number":["1763681","1629129","1931531","1629915","1908793"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012789","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3881-3892","source":"Crossref","is-referenced-by-count":1,"title":["Optimization of Intercache Traffic Entanglement in Tagless Caches With Tiling Opportunities"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8023-252X","authenticated-orcid":false,"given":"S. R.","family":"Swamy Saranam Chongala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5924-8807","authenticated-orcid":false,"given":"Sumitha","family":"George","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hariram Thirucherai","family":"Govindarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jagadish","family":"Kotra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1638-4195","authenticated-orcid":false,"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-6068","authenticated-orcid":false,"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00073"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375595"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150274"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898050"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446068"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2173962"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020005"},{"key":"ref7","first-page":"1","article-title":"The span cache: Software controlled tag checks and cache line size","author":"witchel","year":"2001","journal-title":"Proc Workshop Complexity Effect Design Co-Located ISCA"},{"journal-title":"Oculus VR","year":"2019","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3293447"},{"journal-title":"Smart Wireless Security Cameras","year":"2019","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479181"},{"key":"ref22","first-page":"143","article-title":"Technology comparison for large last-level caches (L³Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc 19th IEEE Int Symp High Perform Comput Archit (HPCA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345433"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105405"},{"key":"ref25","first-page":"112","article-title":"5.9 Haswell: A family of IA 22nm processors","author":"kurd","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211458.pdf?arnumber=9211458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:11Z","timestamp":1651068251000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012789","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}