{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T16:06:47Z","timestamp":1759939607798,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000344","name":"Austrian Science Foundation (FWF) under the NFN RiSE\/SHiNE","doi-asserted-by":"publisher","award":["S11405","S11407"],"award-info":[{"award-number":["S11405","S11407"]}],"id":[{"id":"10.13039\/501100000344","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3012803","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3981-3992","source":"Crossref","is-referenced-by-count":1,"title":["Precedence-Aware Automated Competitive Analysis of Real-Time Scheduling"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8943-0722","authenticated-orcid":false,"given":"Andreas","family":"Pavlogiannis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nico","family":"Schaumberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9831-8583","authenticated-orcid":false,"given":"Ulrich","family":"Schmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1991.185354"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1023\/B:TIME.0000045315.61234.1e"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(83)80004-7"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00453-011-9505-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2461328.2461356"},{"key":"ref12","first-page":"118","article-title":"A framework for automated competitive analysis of on-line schedul ing of firm-deadline tasks","author":"chatterjee","year":"2014","journal-title":"Proc IEEE Real-Time Syst Symp (RTSS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-017-9293-4"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.29"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275298"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-010-9100-y"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.713322"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.620484"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.14"},{"journal-title":"Computer Networks","year":"2003","author":"tanenbaum","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20050068"},{"key":"ref27","first-page":"57","article-title":"Scheduling dependent tasks with different arrival times to meet deadlines","author":"blazewicz","year":"1977","journal-title":"Proc Int Workshop Org Commision Eur Commun Model Perform Eval Comput Syst"},{"key":"ref3","first-page":"209","article-title":"Considering suppressed packets improves buffer management in QoS switches","author":"englert","year":"2007","journal-title":"Proc 17th Ann ACM-SIAM Symp Discrete Algorithms (SODA)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539792236882"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(78)90011-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1357010.1352595"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00365406"},{"journal-title":"Online Computation and Competitive Analysis","year":"1998","author":"borodin","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1998.739726"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015346419267"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/jos.85"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1997.641291"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/872757.872789"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2484838.2484864"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.4018\/jertcs.2010040101","article-title":"Schedulability analysis for real time on-chip communication with wormhole switching","volume":"1","author":"burns","year":"2010","journal-title":"Int'l J Embedded and Real-Time Comm Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088593"},{"key":"ref26","article-title":"A definition and classification of timing anomalies","volume":"4","author":"reineke","year":"2006","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"ref25","first-page":"311","article-title":"Polynomial value iteration algorithms for deterministic MDPs","author":"madani","year":"2002","journal-title":"Proc 18th Conf Uncertainty Artif Intell"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211419.pdf?arnumber=9211419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:12Z","timestamp":1651068252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3012803","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}