{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T23:37:12Z","timestamp":1768779432783,"version":"3.49.0"},"reference-count":48,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004837","name":"Spanish Ministry of Science and Innovation","doi-asserted-by":"crossref","award":["PID2019-107255GB"],"award-info":[{"award-number":["PID2019-107255GB"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100000781","name":"European Research Council under the European Union\u2019s Horizon 2020 Research and Innovation Programme","doi-asserted-by":"publisher","award":["772773"],"award-info":[{"award-number":["772773"]}],"id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]},{"name":"HiPEAC Network of Excellence"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3013051","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3662-3673","source":"Crossref","is-referenced-by-count":9,"title":["HRM: Merging Hardware Event Monitors for Improved Timing Analysis of Complex MPSoCs"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7523-6761","authenticated-orcid":false,"given":"Sergi","family":"Vilardell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isabel","family":"Serra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Santalla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1886-2931","authenticated-orcid":false,"given":"Enrico","family":"Mezzetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3344-376X","authenticated-orcid":false,"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509420"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465780"},{"key":"ref33","first-page":"3367","article-title":"Matrix completion and low-rank SVD via fast alternating least squares","volume":"16","author":"hastie","year":"2015","journal-title":"J Mach Learn Res"},{"key":"ref32","first-page":"3413","article-title":"A simpler approach to matrix completion","volume":"12","author":"recht","year":"2011","journal-title":"J Mach Learn Res"},{"key":"ref31","author":"freedman","year":"2007","journal-title":"Statistics Fourth International Student Edition"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.2307\/2684934"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511802843"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/65.2.297"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1017\/S0080456800012163"},{"key":"ref34","year":"2014","journal-title":"E500mc Core Reference Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3167132.3167196"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139275"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2018.00032"},{"key":"ref14","year":"2020","journal-title":"Patent Details for Managing Cache"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"ref16","author":"radack","year":"2018","journal-title":"Civil Certification of Multi-core Processing Systems in Commercial Avionics"},{"key":"ref17","first-page":"1","article-title":"Continuous non-intrusive hybrid WCET estimation using waypoint graphs","author":"dreyer","year":"2016","journal-title":"WCET Workshop"},{"key":"ref18","first-page":"54","article-title":"Hybrid measurement-based WCET analysis at the source level using object-level traces","author":"betts","year":"2010","journal-title":"Proc WCET workshop"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.4271\/2015-01-0176"},{"key":"ref28","year":"2020","journal-title":"ARM Architecture Reference Manual ARMv 8 for ARMv8-A Architecture Profile"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2012.6356583"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557172"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/rob.21918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"ref29","year":"2019","journal-title":"AURIX—TC29x B-Step 32-Bit Single-Chip Microcontroller—User’s Manual V1 3 2014–12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.4204\/EPTCS.248.3"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/2370816.2370869","article-title":"A Software Memory Partition Approach for Eliminating Bank-Level Interference in Multicore Systems","author":"lei liu","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2019.00009"},{"key":"ref2","year":"2019","journal-title":"Rockwell Collins Uses Zynq UltraScale+ RFSoC Devices in Revolutionizing How Arrays are Produced and Fielded Powered by Xilinx"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"ref1","year":"2020","journal-title":"Xilinx"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919635"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926005"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3148054"},{"key":"ref48","first-page":"284","article-title":"Can we trust profiling results? Understanding and fixing the inaccuracy in modern profilers","author":"xu","year":"2019","journal-title":"Proc Int Conf Supercomput (ICS)"},{"key":"ref22","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"RTAS"},{"key":"ref47","first-page":"1","article-title":"Computationally efficient multiplexing of events on hardware counters","author":"lim","year":"2014","journal-title":"Proc Linux Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref42","year":"2016","journal-title":"CAST-32 Multi-core processors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.4271\/2020-01-0016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref44","first-page":"7","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proc HPCA"},{"key":"ref26","year":"2016","journal-title":"QorIQ T2080 Reference Manual"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508275"},{"key":"ref25","year":"2010","journal-title":"QorIQ–T2080 and T2081 Multicore Communications Processors"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211402.pdf?arnumber=9211402","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:04:12Z","timestamp":1651068252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211402\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":48,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3013051","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}