{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T14:14:22Z","timestamp":1770560062367,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2020,11,1]],"date-time":"2020-11-01T00:00:00Z","timestamp":1604188800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"ERATO HASUO Metamathematics for Systems Design Project","award":["JPMJER1603"],"award-info":[{"award-number":["JPMJER1603"]}]},{"name":"Grant-in-Aid for JSPS Fellows","award":["19J15218"],"award-info":[{"award-number":["19J15218"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2020,11]]},"DOI":"10.1109\/tcad.2020.3013073","type":"journal-article","created":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T20:24:18Z","timestamp":1601670258000},"page":"3674-3685","source":"Crossref","is-referenced-by-count":13,"title":["Hybrid System Falsification Under (In)equality Constraints via Search Space Transformation"],"prefix":"10.1109","volume":"39","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3854-9846","authenticated-orcid":false,"given":"Zhenya","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6253-4062","authenticated-orcid":false,"given":"Paolo","family":"Arcaini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8300-4650","authenticated-orcid":false,"given":"Ichiro","family":"Hasuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","author":"chong","year":"2004","journal-title":"An Introduction to Optimization"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20652-9_4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-17524-9_10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656061"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2858463"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3180155.3180160"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2562059.2562140"},{"key":"ref15","first-page":"2","article-title":"A survey of evolution strategies","author":"b\u00e4ck","year":"1991","journal-title":"Proc 4th Int Conf Genet Algorithms"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/185063"},{"key":"ref17","author":"yu","year":"2012","journal-title":"Introduction to Evolutionary Algorithms"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-55754-6_24"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1162\/evco.1999.7.1.19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29044-2"},{"key":"ref4","first-page":"167","article-title":"Breach, a toolbox for verification and parameter synthesis of hybrid systems","volume":"6174","author":"donz\u00e9","year":"2010","journal-title":"Proc 22nd Int Conf Comput -Aided Verif (CAV)"},{"key":"ref27","first-page":"129","article-title":"ARCH-COMP 2019 category report: Falsification","author":"ernst","year":"2019","journal-title":"Proc Workshop Appl Verif Contin Hybrid Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCS.2016.2602089"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-63387-9_24"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1755952.1755983"},{"key":"ref5","first-page":"254","article-title":"S-TaLiRo: A tool for temporal logic falsification for hybrid systems","author":"annpureddy","year":"2011","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3126521"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24953-7_35"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15297-9_9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-30281-8_10"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2009.06.021"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21668-3_21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2185632.2185653"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-57288-8_26"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2005.1554902"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-32079-9_3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-25540-4_23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/Allerton.2012.6483411"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9244237\/09211466.pdf?arnumber=9211466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:59:56Z","timestamp":1642003196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9211466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3013073","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,11]]}}}