{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:05:40Z","timestamp":1765994740683,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["104-2628-E-002-013-MY3","105-2221-E-002-196-MY3","105-2923-E-002-016-MY3","108-2221-E-002-144-MY3"],"award-info":[{"award-number":["104-2628-E-002-013-MY3","105-2221-E-002-196-MY3","105-2923-E-002-016-MY3","108-2221-E-002-144-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/tcad.2020.3015441","type":"journal-article","created":{"date-parts":[[2020,8,10]],"date-time":"2020-08-10T21:37:20Z","timestamp":1597095440000},"page":"904-917","source":"Crossref","is-referenced-by-count":6,"title":["Constraint Solving for Synthesis and Verification of Threshold Logic Circuits"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8096-5595","authenticated-orcid":false,"given":"Nian-Ze","family":"Lee","sequence":"first","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2279-4732","authenticated-orcid":false,"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electronics Engineering, National Taiwan University, Taipei, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366167"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269003"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-81955-1_28"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691123"},{"journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification","year":"0","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.857540"},{"key":"ref11","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.771175"},{"key":"ref13","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967001"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1987.1165576"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref28"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref4"},{"key":"ref27","first-page":"525","article-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428059"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"journal-title":"Binarized neural networks Training deep neural networks with weights and activations constrained to +1 or -1","year":"2016","author":"courbariaux","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228813"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317801"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347974"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"article-title":"FRAIGs: A unifying representation for logic synthesis and verification","year":"2005","author":"mishchenko","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372610"},{"journal-title":"Threshold Logic and Its Applications","year":"1971","author":"muroga","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287702"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.09.013"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/S0747-7171(86)80028-1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2597175"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9409805\/09163415.pdf?arnumber=9163415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:14:33Z","timestamp":1736367273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9163415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":34,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3015441","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,5]]}}}