{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T23:44:39Z","timestamp":1769557479459,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,1]],"date-time":"2021-06-01T00:00:00Z","timestamp":1622505600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Open Fund of State Key Laboratory of Cryptology"},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2020QNA5021"],"award-info":[{"award-number":["2020QNA5021"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Alibaba-Zhejiang University Joint Institute of Frontier Technologies"},{"name":"Zhejiang Key Research and Development Plan","award":["2019C03133"],"award-info":[{"award-number":["2019C03133"]}]},{"name":"Major Scientific Research Project of Zhejiang Lab","award":["2018FD0ZX01"],"award-info":[{"award-number":["2018FD0ZX01"]}]},{"name":"Young Elite Scientists Sponsorship Program by CAST","award":["17-JCJQ-QT-045"],"award-info":[{"award-number":["17-JCJQ-QT-045"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772236"],"award-info":[{"award-number":["61772236"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072398"],"award-info":[{"award-number":["62072398"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Leading Innovative and Entrepreneur Team Introduction Program of Zhejiang","award":["2018R01005"],"award-info":[{"award-number":["2018R01005"]}]},{"DOI":"10.13039\/100017132","name":"Research Institute of Cyberspace Governance in Zhejiang University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017132","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,6]]},"DOI":"10.1109\/tcad.2020.3023900","type":"journal-article","created":{"date-parts":[[2020,9,14]],"date-time":"2020-09-14T21:14:36Z","timestamp":1600118076000},"page":"1063-1076","source":"Crossref","is-referenced-by-count":4,"title":["Design and Evaluation of Fluctuating Power Logic to Mitigate Power Analysis at the Cell Level"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6087-8243","authenticated-orcid":false,"given":"Fan","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5423-4978","authenticated-orcid":false,"given":"Bolin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bojie","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuanle","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6903-5127","authenticated-orcid":false,"given":"Shivam","family":"Bhasin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3441-6277","authenticated-orcid":false,"given":"Kui","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_25"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456932"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_30"},{"key":"ref13","first-page":"309","article-title":"An implementation of DES and AES, secure against some attacks","author":"akkar","year":"2001","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref14","first-page":"142","article-title":"Masking against side-channel attacks: A formal security proof","author":"prouff","year":"2013","journal-title":"Proc Annu Int Conf Theory Appl Cryptograph Techn"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-016-9046-4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006696"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1502781.1502784"},{"key":"ref19","first-page":"833","article-title":"Design of two-phase SABL flip-flop for resistant DPA attacks","volume":"22","author":"wang","year":"2013","journal-title":"Chin J Electron"},{"key":"ref28","first-page":"426","article-title":"Mutual information analysis","author":"gierlichs","year":"2008","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref27","first-page":"137","article-title":"Reijndael: The advanced encryption standard","volume":"26","author":"daemen","year":"2001","journal-title":"Dr Dobb’s J Softw Tools Prof Programm"},{"key":"ref3","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Annu Int Cryptol Conf"},{"key":"ref6","author":"roy","year":"2009","journal-title":"Low-Power CMOS VLSI Circuit Design"},{"key":"ref29","first-page":"115","article-title":"A testing methodology for side-channel resistance validation","volume":"7","author":"goodwill","year":"2011","journal-title":"Proc NIST Noninvasive Attack Test Workshop"},{"key":"ref5","author":"weste","year":"2015","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref8","volume":"31","author":"mangard","year":"2008","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref7","first-page":"1275","article-title":"An energy efficient XOR gate implementation resistant to power analysis attacks","volume":"10","author":"saravanan","year":"2015","journal-title":"J Eng Sci Technol"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2899015.2899019"},{"key":"ref9","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","author":"g\u00fcneysu","year":"2011","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.109"},{"key":"ref20","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.79"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.381778"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826192"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1007\/978-3-319-49445-6_13","article-title":"Towards securing low-power digital circuits with ultra-low-voltage vdd randomizers","author":"kamel","year":"2016","journal-title":"Proc Int Conf Security Privacy Appl Cryptography Eng"},{"key":"ref26","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9437244\/09195461.pdf?arnumber=9195461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:30Z","timestamp":1652194170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9195461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3023900","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6]]}}}