{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T01:14:02Z","timestamp":1773018842486,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001805","name":"Canada Foundation for Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001805","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004261","name":"Research and Development Corporation (RDC) of Newfoundland and Labrador","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004261","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005616","name":"Memorial University of Newfoundland","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005616","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tcad.2020.3025068","type":"journal-article","created":{"date-parts":[[2020,9,18]],"date-time":"2020-09-18T20:21:35Z","timestamp":1600460495000},"page":"1511-1524","source":"Crossref","is-referenced-by-count":15,"title":["An LDE-Aware <i>g<\/i>\n                  <sub>\n                     <i>m<\/i>\n                  <\/sub>\/<i>I<\/i>\n                  <sub>\n                     <i>D<\/i>\n                  <\/sub>-Based Hybrid Sizing Method for Analog Integrated Circuits"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0294-6804","authenticated-orcid":false,"given":"Tuotian","family":"Liao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2946-8072","authenticated-orcid":false,"given":"Lihong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","first-page":"345","article-title":"A genetic approach to analog module placement with simulated annealing","author":"zhang","year":"2002","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21705-0_5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858368"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351560"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-47101-3"},{"key":"ref14","first-page":"4643","article-title":"A tool for automatic design of analog circuits based on $\\text{g}_{m}\/\\text{I}_{D}$\n methodology","author":"girardi","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2017.2712318"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806606"},{"key":"ref17","first-page":"119","article-title":"A bias-driven approach for automated design of operational amplifiers","author":"lin","year":"2009","journal-title":"Proc Int Symp VLSI Design Autom Test (VLSI-DAT)"},{"key":"ref18","first-page":"17","article-title":"Analog integrated circuit sizing and layout dependent effects: A review","volume":"3","author":"liao","year":"2014","journal-title":"Solid State Electronics Microelectronic Journal"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2012.6259446"},{"key":"ref28","first-page":"299","article-title":"Symmetry-aware TCG-based placement design under complex multi-group constraints for analog circuit layouts","author":"he","year":"2010","journal-title":"Proc IEEE\/ACM Asia South Pac Design Autom Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527478"},{"key":"ref27","first-page":"100","article-title":"Parasitic-aware gm\/ID-based many-objective analog\/RF circuit sizing","author":"liao","year":"2018","journal-title":"Proc IEEE 19th Int Symp Qual Electron Design (ISQED)"},{"key":"ref3","first-page":"77v","article-title":"A placement algorithm for implementation of analog LSI\/VLSI systems","author":"zhang","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2158732"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996612"},{"key":"ref5","first-page":"145","article-title":"Fast and accurate parasitic capacitance models for layout-aware synthesis of analog circuits","author":"agarwal","year":"2004","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2483028.2483071"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.905671","article-title":"Optimal design of a CMOS op-amp via geometric programming","volume":"20","author":"boyd","year":"2001","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref2","first-page":"101v","article-title":"A novel analog layout synthesis tool","author":"zhang","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2883710"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2015.2420112"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187534"},{"key":"ref24","first-page":"481i","article-title":"Analog module placement realizing symmetry constraints based on a radiation decoder","author":"zhang","year":"2004","journal-title":"Proc IEEE Int Midwest Symp Circuits Syst (MWSCAS)"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1016\/j.vlsi.2018.03.017","article-title":"Efficient parasitic-aware hybrid sizing methodology for analog and RF integrated circuits","volume":"62","author":"liao","year":"2018","journal-title":"VLSI J Integr"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-013-0166-z"},{"key":"ref25","first-page":"1","article-title":"Layout-dependent effects aware $\\text{g}_{m}\/\\text{I}_{D}$\n-based many-objective sizing optimization for analog integrated circuits","author":"liao","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9488253\/09200725.pdf?arnumber=9200725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:30Z","timestamp":1652194170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9200725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":32,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3025068","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}