{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T08:47:44Z","timestamp":1774687664547,"version":"3.50.1"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,8,1]],"date-time":"2021-08-01T00:00:00Z","timestamp":1627776000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100005302","name":"Alexander S. Onassis Public Benefit Foundation","doi-asserted-by":"publisher","award":["G ZO 014-1\/2018-2019"],"award-info":[{"award-number":["G ZO 014-1\/2018-2019"]}],"id":[{"id":"10.13039\/501100005302","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,8]]},"DOI":"10.1109\/tcad.2020.3025541","type":"journal-article","created":{"date-parts":[[2020,9,21]],"date-time":"2020-09-21T21:29:22Z","timestamp":1600723762000},"page":"1672-1686","source":"Crossref","is-referenced-by-count":9,"title":["Autonomous Application of Netlist Transformations Inside Lagrangian Relaxation-Based Optimization"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6508-524X","authenticated-orcid":false,"given":"Apostolos","family":"Stefanidis","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3602-5862","authenticated-orcid":false,"given":"Dimitrios","family":"Mangiras","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6389-6068","authenticated-orcid":false,"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[]},{"given":"David","family":"Chinnery","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3688-7865","authenticated-orcid":false,"given":"Giorgos","family":"Dimitrakopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2817118"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630026"},{"key":"ref32","first-page":"287","article-title":"Power and density-aware buffer insertion","author":"ho","year":"2008","journal-title":"Proc Int Symp VLSI Design Autom Test"},{"key":"ref31","first-page":"210","article-title":"An efficient buffer insertion algorithm for large networks based on Lagrangian relaxation","author":"liu","year":"1999","journal-title":"Proc Int Conf Comput Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/92.736136"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862056"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013689704352"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375566"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/b19714"},{"key":"ref1","article-title":"Timing closure in deep submicron designs","author":"macdonald","year":"2010","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160948"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2942001"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691191"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/3CA.2010.5533776"},{"key":"ref26","first-page":"232","article-title":"Buffer insertion to remove hold violations at multiple process corners","author":"han","year":"2016","journal-title":"Proc Asia South Pacif Design Autom Conf"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593171"},{"key":"ref10","first-page":"158","article-title":"Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization","author":"nguyen","year":"2003","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090777"},{"key":"ref40","author":"hosny","year":"2019","journal-title":"DRiLLS Deep Reinforcement Learning for Logic Synthesis"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.01.008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"ref14","first-page":"847","article-title":"Gate sizing for cell library-based designs","author":"hu","year":"2007","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196279"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305847"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915324"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523439"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801231"},{"key":"ref4","article-title":"Design optimization contest","author":"chen","year":"2019","journal-title":"Proc ACM Int Workshop Timing Issues Spec Synth Digit Syst (TAU)"},{"key":"ref3","author":"lattimore","year":"2018","journal-title":"Bandit Algorithms"},{"key":"ref6","first-page":"326","article-title":"TILOS: A posynomial programming approach to transistor sizing","author":"fishburn","year":"1985","journal-title":"Proc Int Conf CAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451959"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337607"},{"key":"ref49","author":"cheng","year":"2019","journal-title":"Team iTimer TAU Workshop 2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077642"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203797"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038249"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872358"},{"key":"ref41","first-page":"1","article-title":"Efficient reinforcement learning for automating human decision-making in SoC design","author":"sadasivam","year":"2018","journal-title":"Proc 55th Annu Design Autom Conf (DAC)"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.927758"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429427"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9488253\/09201479.pdf?arnumber=9201479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:30Z","timestamp":1652194170000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9201479\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8]]},"references-count":49,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3025541","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8]]}}}