{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:30Z","timestamp":1740132030461,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,1]],"date-time":"2021-09-01T00:00:00Z","timestamp":1630454400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) in Taiwan","doi-asserted-by":"publisher","award":["MOST-106-2628-E-002-019-MY3","MOST-108-2218-E-002-074","MOST-108-2221-E-002-099-MY3"],"award-info":[{"award-number":["MOST-106-2628-E-002-019-MY3","MOST-108-2218-E-002-074","MOST-108-2221-E-002-099-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007140","name":"Global Unichip Corporation, Maxeda Technology Inc., Synopsys Inc.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004368","name":"Taiwan Semiconductor Manufacturing Company Ltd.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,9]]},"DOI":"10.1109\/tcad.2020.3033745","type":"journal-article","created":{"date-parts":[[2020,10,26]],"date-time":"2020-10-26T20:31:26Z","timestamp":1603744286000},"page":"1909-1919","source":"Crossref","is-referenced-by-count":0,"title":["Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials"],"prefix":"10.1109","volume":"40","author":[{"given":"Yi-Ting","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4554-3442","authenticated-orcid":false,"given":"Iris Hui-Ru","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744868"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2614262"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3131847"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.70"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203784"},{"key":"ref17","first-page":"13","article-title":"Implementation of templated DSA for via layer patterning at the 7nm node","volume":"9423","author":"gronheid","year":"2015","journal-title":"Proc Alternative Lithographic Technol VII SPIE Adv Lithography"},{"key":"ref18","first-page":"201","article-title":"Design strategy for integrating DSA via patterning in sub-7 nm interconnects","volume":"9781","author":"karageorgos","year":"2016","journal-title":"Proc Design Process Technol Co-Optim Manuf X SPIE Adv Lithography"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691117"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1515\/aot-2015-0036"},{"key":"ref6","first-page":"412","article-title":"DSA template optimization for contact layer in 1D standard cell design","volume":"9049","author":"xiao","year":"2014","journal-title":"Proc Alternative Lithographic Technol VI SPIE Adv Lithography"},{"key":"ref5","first-page":"222","article-title":"Challenges and opportunities in applying grapho-epitaxy DSA lithography to metal cut and contact\/via applications","volume":"9231","author":"ma","year":"2014","journal-title":"Proc SPIE Eur Mask Lithography Conf"},{"key":"ref8","first-page":"160","article-title":"Model-based guiding pattern synthesis for on-target and robust assembly of via and contact layers using DSA","volume":"10144","author":"mitra","year":"2017","journal-title":"Proc Emerg Patterning Technol SPIE Adv Lithography"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/nl502172m"},{"journal-title":"Extending Moore’s Law through Advanced Semiconductor Design and Processing Techniques","year":"2018","author":"lambrechts","key":"ref2"},{"key":"ref9","first-page":"182","article-title":"Incorporating DSA in multipatterning semiconductor manufacturing technologies","volume":"9427","author":"badr","year":"2015","journal-title":"Proc Design Process Technol Co-Optim Manuf IX SPIE Adv Lithography"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317871"},{"journal-title":"Dancing Links","year":"2000","author":"knuth","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2681068"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898048"},{"key":"ref24","first-page":"37","article-title":"Accelerating MUS extraction with recursive model rotation","author":"belov","year":"2011","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21581-0_14"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"journal-title":"Gurobi Optimizer 5 1","year":"2014","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9518291\/09239383.pdf?arnumber=9239383","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:31Z","timestamp":1652194171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9239383\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9]]},"references-count":26,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3033745","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,9]]}}}