{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T02:03:27Z","timestamp":1773799407840,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832018"],"award-info":[{"award-number":["61832018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002855","name":"National Science and Technology Major Project of the Ministry of Science and Technology of China","doi-asserted-by":"publisher","award":["2018ZX01027101-002"],"award-info":[{"award-number":["2018ZX01027101-002"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2019TQ0167"],"award-info":[{"award-number":["2019TQ0167"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcad.2020.3035346","type":"journal-article","created":{"date-parts":[[2020,11,3]],"date-time":"2020-11-03T20:47:40Z","timestamp":1604436460000},"page":"1985-1994","source":"Crossref","is-referenced-by-count":17,"title":["On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security Primitive"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7118-9379","authenticated-orcid":false,"given":"Haocheng","family":"Ma","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1443-9279","authenticated-orcid":false,"given":"Jiaji","family":"He","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1806-6748","authenticated-orcid":false,"given":"Yanjiang","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8483-8318","authenticated-orcid":false,"given":"Jun","family":"Kuai","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8961-4487","authenticated-orcid":false,"given":"He","family":"Li","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yiqiang","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s10957-005-2653-6"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2633348"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.262"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44318-8_12"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-29395-0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967061"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.64"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICRMS.2014.7107361"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727985"},{"key":"ref40","year":"2020","journal-title":"sakuraknow"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05816-w"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9088-4"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/THS.2013.6699049"},{"key":"ref18","first-page":"1","article-title":"RON: An on-chip ring oscillator network for hardware Trojan detection","author":"zhang","year":"2011","journal-title":"Proc Design Autom Test Eur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2627525"},{"key":"ref28","year":"2020","journal-title":"7 Series FPGAs Clocking Resources"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342177"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126620500498"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715263"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240804"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-017-5670-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240841"},{"key":"ref2","first-page":"1803","article-title":"The unpatchable silicon: A full break of the bitstream encryption of Xilinx 7-Series FPGAs","author":"ender","year":"2020","journal-title":"Proc 29th USENIX Security Symp (USENIX Security)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.09.007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2017.36"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339235"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCT.2017.8359975"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref41","year":"2001","journal-title":"Announcing the Advanced Encryption Standard (AES)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929182"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2017.40"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1080\/00031305.2016.1256839"},{"key":"ref25","year":"2020","journal-title":"Pblock"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9540731\/09247301.pdf?arnumber=9247301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:36Z","timestamp":1652194176000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9247301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":43,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3035346","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}