{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:31Z","timestamp":1740132031935,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001412","name":"Council of Scientific and Industrial Research (CSIR), India","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001412","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcad.2020.3037881","type":"journal-article","created":{"date-parts":[[2020,11,13]],"date-time":"2020-11-13T21:26:33Z","timestamp":1605302793000},"page":"2117-2127","source":"Crossref","is-referenced-by-count":3,"title":["An Efficient and Accurate Variation-Aware Design Methodology for Near-Threshold MOS-Varactor-Based VCO Architectures"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1018-0290","authenticated-orcid":false,"given":"Lalit Mohan","family":"Dani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3276-3777","authenticated-orcid":false,"given":"Neeraj","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3986-3730","authenticated-orcid":false,"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2019.00026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822778"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2016179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2949454"},{"key":"ref16","first-page":"659","article-title":"High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors","author":"packan","year":"2009","journal-title":"Int Electron Devices Meeting (IEDM) Tech Dig"},{"journal-title":"Operation and Modeling of the MOS Transistor","year":"1987","author":"tsividis","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175793"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8101156"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TCSII.2009.2019160","article-title":"Designing an ultralow-voltage phase-locked loop using a bulk-driven technique","volume":"56","author":"lo","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.845194"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702785"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2930899"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2686838"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2362791"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512744"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640143"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9540731\/09258995.pdf?arnumber=9258995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:35Z","timestamp":1652194175000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9258995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":18,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3037881","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}