{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:51:49Z","timestamp":1781884309651,"version":"3.54.5"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1564302"],"award-info":[{"award-number":["CCF-1564302"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,10]]},"DOI":"10.1109\/tcad.2020.3037885","type":"journal-article","created":{"date-parts":[[2020,11,13]],"date-time":"2020-11-13T21:26:33Z","timestamp":1605302793000},"page":"2142-2155","source":"Crossref","is-referenced-by-count":47,"title":["SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0778-0110","authenticated-orcid":false,"given":"Daeyeal","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1508-3315","authenticated-orcid":false,"given":"Dongwon","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6479-7552","authenticated-orcid":false,"given":"Chia-Tung","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3842-5613","authenticated-orcid":false,"given":"Ilgweon","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7489-8835","authenticated-orcid":false,"given":"Hayoung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sicun","family":"Gao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0965-7247","authenticated-orcid":false,"given":"Bill","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9865-8390","authenticated-orcid":false,"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2013.15"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-22438-6_18"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203841"},{"key":"ref32","year":"2019","journal-title":"Personal communication"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2977066"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309752"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274566"},{"key":"ref36","article-title":"Self-aligned double patterning (SADP) compliant design flow","volume":"8327","author":"ma","year":"2012","journal-title":"Proc SPIE Design Manuf Through Design Process Integr"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.137505"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226454"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.31532"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2842612"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309744"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266126"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.79"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2962782"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS.1996.558386"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180592"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573398"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2910579"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3225209.3225210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980069"},{"key":"ref8","first-page":"999","article-title":"Standard cell library design and optimization methodology for ASAP7 PDK","author":"xu","year":"2017","journal-title":"Proc 36th Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2006.379875"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156417400018"},{"key":"ref9","first-page":"344","article-title":"Exact combinatorial optimization methods for physical design of regular logic bricks","author":"taylor","year":"2007","journal-title":"44th Annual Conf Design Automation (DAC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514569"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317868"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10575-8_11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317965"},{"key":"ref42","year":"2020","journal-title":"Cadence Innovus User Guide"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21690-4_27"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2017.7945071"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-46681-0_14"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045729"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9540731\/09259080.pdf?arnumber=9259080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:36Z","timestamp":1652194176000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9259080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3037885","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10]]}}}