{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:14:12Z","timestamp":1766067252457,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science KAKENHI","doi-asserted-by":"publisher","award":["18H05211","18K11213"],"award-info":[{"award-number":["18H05211","18K11213"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Key Program of National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62034005"],"award-info":[{"award-number":["62034005"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674093","61974084"],"award-info":[{"award-number":["61674093","61974084"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tcad.2020.3042159","type":"journal-article","created":{"date-parts":[[2020,12,3]],"date-time":"2020-12-03T20:53:21Z","timestamp":1607028801000},"page":"2251-2264","source":"Crossref","is-referenced-by-count":5,"title":["Splitter-Aware Multiterminal Routing With Length-Matching Constraint for RSFQ Circuits"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9562-1365","authenticated-orcid":false,"given":"Mingyang","family":"Kou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Yi","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8055-0920","authenticated-orcid":false,"given":"Kazuyoshi","family":"Takagi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8750-3086","authenticated-orcid":false,"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2799994"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269993"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.1987.1064951"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/77.80745","article-title":"RSFQ logic\/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems","volume":"1","author":"semenov","year":"1991","journal-title":"IEEE Trans Appl Supercond"},{"article-title":"RSFQ digital circuit design automation and optimisation","year":"2015","author":"m\u00fcller","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E97.C.132"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0031-9163(62)91369-0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/97\/1\/012109"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2020.3000982"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/77.783712"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3772"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/77.791915"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2793203"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2955095"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2903023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2642049"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2521798"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243487"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9579466\/09279286.pdf?arnumber=9279286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:32Z","timestamp":1652194172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9279286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":18,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3042159","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}