{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T10:08:28Z","timestamp":1760609308677,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T00:00:00Z","timestamp":1635724800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,11]]},"DOI":"10.1109\/tcad.2020.3046572","type":"journal-article","created":{"date-parts":[[2020,12,22]],"date-time":"2020-12-22T20:47:07Z","timestamp":1608670027000},"page":"2320-2330","source":"Crossref","is-referenced-by-count":6,"title":["GPU-Accelerated Adaptive PCBSO Mode-Based Hybrid RLA for Sparse LU Factorization in Circuit Simulation"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4659-8979","authenticated-orcid":false,"given":"Wai-Kong","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2822-3674","authenticated-orcid":false,"given":"Ramachandra","family":"Achar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"71","volume":"6449","author":"lucas","year":"2011","journal-title":"Multifrontal Computations on GPUs and Their Multi-Core Hosts"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1137\/0909058"},{"journal-title":"GPU-Accelerated Sparse Parallel LU Factorization Solver Version 2 0","year":"2019","key":"ref12"},{"journal-title":"CUDA Programming Guide V 4 2","year":"2019","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2017.2713099"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2487959"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2017.2725239"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2830393"},{"journal-title":"CUDA Compiler Driver NVCC TRM-06721-001_v9 2","year":"2018","key":"ref18"},{"journal-title":"Comput Canada","year":"2017","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2421287"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2312199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2974910"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2858014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2011.09.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.113"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217964"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1824801.1824814"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.44"},{"journal-title":"SparseSuite Matrix Collection","year":"2019","author":"davis","key":"ref20"},{"journal-title":"Floating Point and IEEE 754 Compliance for NVIDIA GPUs","year":"2020","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1024074.1024081"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9579466\/09302674.pdf?arnumber=9302674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:49:31Z","timestamp":1652194171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9302674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11]]},"references-count":22,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3046572","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2021,11]]}}}