{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:50:21Z","timestamp":1771703421283,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1109\/tcad.2020.3047722","type":"journal-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:47:28Z","timestamp":1609188448000},"page":"2508-2521","source":"Crossref","is-referenced-by-count":3,"title":["Power-Efficient Mapping of Large Applications on Modern Heterogeneous FPGAs"],"prefix":"10.1109","volume":"40","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9705-6988","authenticated-orcid":false,"given":"Kalindu","family":"Herath","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8257-2974","authenticated-orcid":false,"given":"Alok","family":"Prakash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0568-5048","authenticated-orcid":false,"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thambipillai","family":"Srikanthan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","author":"pouchet","year":"2020","journal-title":"PolyBench The Polyhedral Benchmark Suite"},{"key":"ref30","year":"2020","journal-title":"Vivado Design Suite User Guide Hierarchical Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641731"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2014.02.008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927479"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.61"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00047"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00026"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.20533\/ijicr.2042.4655.2015.0080"},{"key":"ref4","year":"2020","journal-title":"Xilinx Automotive Solutions"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/34.400568"},{"key":"ref3","year":"2020","journal-title":"project-catapult"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2016.2546957"},{"key":"ref29","year":"2020","journal-title":"Increasing Productivity with Quartus II Incremental Compilation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2013.2243698"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1117201.1117203","article-title":"A 90nm low-power FPGA for battery-powered applications","author":"tuan","year":"2006","journal-title":"Proc ACM\/SIGDA Int Symp Field Program Gate Arrays"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380491"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2785257"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060441"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00050"},{"key":"ref22","first-page":"1","article-title":"Dynamic module partitioning for library based placement on heterogeneous FPGAs","author":"mao","year":"2017","journal-title":"Proc Int Conf Embedded Real-Time Comput Syst Appl (RTCSA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393358"},{"key":"ref24","author":"corporation","year":"2020","journal-title":"Cyclone V FPGAs"},{"key":"ref23","author":"mehta","year":"2011","journal-title":"Xilinx 7 Series FPGAs User Guide Lite"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311290"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9620731\/09309317.pdf?arnumber=9309317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,16]],"date-time":"2023-10-16T11:11:28Z","timestamp":1697454688000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9309317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2020.3047722","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12]]}}}