{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:17:16Z","timestamp":1785334636219,"version":"3.55.0"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007579","name":"IGP grant from Auburn University, Auburn, AL, USA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007579","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/tcad.2021.3051841","type":"journal-article","created":{"date-parts":[[2021,1,14]],"date-time":"2021-01-14T22:08:56Z","timestamp":1610662136000},"page":"104-115","source":"Crossref","is-referenced-by-count":30,"title":["Test and Yield Loss Reduction of AI and Deep Learning Accelerators"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9820-3695","authenticated-orcid":false,"given":"Mehdi","family":"Sadi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4819-8728","authenticated-orcid":false,"given":"Ujjwal","family":"Guin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref5","volume-title":"AWS Inferentia Chip","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00091"},{"key":"ref7","volume-title":"Gorq Tensor Processor","year":"2020"},{"key":"ref8","volume-title":"Artificial-Intelligence Hardware: New Opportunities for Semiconductor Companies","author":"Batra","year":"2019"},{"key":"ref9","volume-title":"GPU Killer: Google Reveals Just How Powerful Its TPU2 Chip Really is","author":"Tung","year":"2017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2020.8946303"},{"key":"ref11","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","volume-title":"Proc. NIPS","author":"Krizhevsky"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref13","article-title":"Very deep convolutional networks for large-scale image recognition","volume-title":"Proc. ICLR","author":"Simonyan"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731146"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/12.793031"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624714"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2015.7106106"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519313"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000164"},{"key":"ref21","volume-title":"Intel\u2019s 2020 Forecast is Grim","author":"Jorgenson","year":"2020"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2020.9078405"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8847587"},{"key":"ref24","first-page":"1135","article-title":"Learning both weights and connections for efficient neural networks","volume-title":"Proc. Int. Conf. Neural Inf. Process. Syst. (NIPS)","author":"Han"},{"key":"ref25","article-title":"SNIP: Single-shot network pruning based on connection sensitivity","volume-title":"Proc. Int. Conf. Learn. Representations (ICLR)","author":"Lee"},{"key":"ref26","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding","volume-title":"Proc. ICLR","author":"Han"},{"issue":"56","key":"ref27","first-page":"1929","article-title":"Dropout: A simple way to prevent neural networks from overfitting","volume":"15","author":"Srivastava","year":"2014","journal-title":"J. Mach. Learn. Res."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627613"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/date.2015.0618"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967021"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940943"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000110"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2915656"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465918"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839613"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.21144"},{"key":"ref37","volume-title":"DNN Accelerator Architecture\u2014SIMD or Systolic?","author":"Das","year":"2018"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.521"},{"key":"ref39","volume-title":"8-bit Inference with TensorRT","author":"Migacz","year":"2017"},{"key":"ref40","article-title":"Mixed precision training","volume-title":"Proc. ICLR","author":"Micikevicius"},{"key":"ref41","volume-title":"BFloat16: The Secret to High Performance on Cloud TPUs","author":"Wang","year":"2019"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref43","volume-title":"Method and apparatus for disabling and swapping cores in a multi-core microprocessor","author":"Ramadorai","year":"2006"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1201\/9781003185635-6"},{"key":"ref45","volume-title":"Designware IP","year":"2020"},{"key":"ref46","volume-title":"Synopsys","year":"2020"},{"key":"ref47","volume-title":"Opencores","year":"2020"},{"key":"ref48","volume-title":"MATLAB","year":"2020"},{"key":"ref49","volume-title":"Pytorch","year":"2020"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9660612\/09324766.pdf?arnumber=9324766","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T22:52:18Z","timestamp":1704840738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9324766\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":49,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3051841","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}