{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:18:52Z","timestamp":1771697932306,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Research Grants Council of Hong Kong Special Administrative Region, China","award":["CUHK 14202218"],"award-info":[{"award-number":["CUHK 14202218"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,1]]},"DOI":"10.1109\/tcad.2021.3053223","type":"journal-article","created":{"date-parts":[[2021,1,21]],"date-time":"2021-01-21T20:59:40Z","timestamp":1611262780000},"page":"143-154","source":"Crossref","is-referenced-by-count":24,"title":["Pin-Accessible Legalization for Mixed-Cell-Height Circuits"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3254-3259","authenticated-orcid":false,"given":"Haocheng","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0433-3078","authenticated-orcid":false,"given":"Wing-Kai","family":"Chow","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6016-4742","authenticated-orcid":false,"given":"Gengjie","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6406-4810","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Evangeline F.Y.","family":"Young","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037297"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.2514571"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1117\/12.813462"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344435"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00022"},{"key":"ref7","article-title":"Cell architecture for increasing transistor size","author":"Sherlekar","year":"2014"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID49098.2020.00031"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203870"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375563"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2731679"},{"key":"ref13","article-title":"Method and system for high speed detailed placement of cells within an integrated circuit design","author":"Hill","year":"2002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062330"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2976674"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898038"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2748025"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655875"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.11.008"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1080\/10556788.2014.895828"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0927-0507(89)01005-4"},{"key":"ref29","volume-title":"Efficient implementations of minimum-cost flow algorithms","author":"Kir\u00e1ly","year":"2012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309750"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942074"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9660612\/09330563.pdf?arnumber=9330563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:44:31Z","timestamp":1704843871000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9330563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,1]]},"references-count":32,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3053223","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,1]]}}}