{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:27:58Z","timestamp":1784644078137,"version":"3.55.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,1]],"date-time":"2022-02-01T00:00:00Z","timestamp":1643673600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Singapore Ministry of Education Academic Research Fund TI","award":["251RES1905"],"award-info":[{"award-number":["251RES1905"]}]},{"name":"Huawei International Private Ltd"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,2]]},"DOI":"10.1109\/tcad.2021.3058313","type":"journal-article","created":{"date-parts":[[2021,2,10]],"date-time":"2021-02-10T10:05:17Z","timestamp":1612951517000},"page":"306-319","source":"Crossref","is-referenced-by-count":31,"title":["ChordMap: Automated Mapping of Streaming Applications Onto CGRA"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7513-9494","authenticated-orcid":false,"given":"Zhaoying","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3181-2514","authenticated-orcid":false,"given":"Dhananjaya","family":"Wijerathne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8987-377X","authenticated-orcid":false,"given":"Xianzhang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5813-7021","authenticated-orcid":false,"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4136-4188","authenticated-orcid":false,"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781420048025"},{"key":"ref2","volume-title":"Software Synthesis From Dataflow Graphs","volume":"360","author":"Bhattacharyya","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7358-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412157"},{"key":"ref5","volume-title":"A coarse grain reconfigurable array (CGRA) for statically scheduled data flow computing","author":"Nicol","year":"2017"},{"key":"ref6","volume-title":"Processors, methods, and systems with a configurable spatial accelerator","author":"Fleming","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056954"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952839"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref14","first-page":"1","article-title":"Polyhedral model based mapping optimization of loop nests for CGRAs","volume-title":"Proc. 50th Annu. Design Autom. Conf.","author":"Liu"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465892"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3358177"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473916"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597118"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840303"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456924"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12133-3_33"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176645"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744807"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642074"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.22"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2682645"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_14"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/0045-7949(88)90004-1"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147138"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1168919.1168877"},{"key":"ref38","first-page":"664","article-title":"Executing synchronous dataflow graphs on a SPM-based multicore architecture","volume-title":"Proc. DAC Design Autom. Conf.","author":"Choi"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442133"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645609"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080228"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2531678"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2400219"},{"key":"ref46","volume-title":"Cortex-A73"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9686308\/09351547.pdf?arnumber=9351547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T22:41:48Z","timestamp":1704840108000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9351547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2]]},"references-count":47,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3058313","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,2]]}}}