{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T15:35:12Z","timestamp":1790782512792,"version":"4.1.0"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"publisher","award":["ZI 762\/5-1"],"award-info":[{"award-number":["ZI 762\/5-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/R006865\/1"],"award-info":[{"award-number":["EP\/R006865\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"U.K. EPSRC through Imperial College","doi-asserted-by":"publisher","award":["EP\/P010040\/1"],"award-info":[{"award-number":["EP\/P010040\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcad.2021.3060320","type":"journal-article","created":{"date-parts":[[2021,2,18]],"date-time":"2021-02-18T21:18:15Z","timestamp":1613683095000},"page":"614-627","source":"Crossref","is-referenced-by-count":7,"title":["Optimal and Heuristic Approaches to Modulo Scheduling With Rational Initiation Intervals in Hardware Synthesis"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2896-3709","authenticated-orcid":false,"given":"Patrick","family":"Sittel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicolai","family":"Fiege","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4725-4246","authenticated-orcid":false,"given":"Peter","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/S0129054101000825"},{"key":"ref4","first-page":"1","article-title":"Improving scalability of exact modulo scheduling with specialized conflict-driven learning","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Dai"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045616"},{"key":"ref7","first-page":"1","article-title":"HatScheT: A contribution to agile HLS","volume-title":"Proc. Int. Workshop FPGAs Softw. Programmers","author":"Sittel"},{"key":"ref8","first-page":"1","article-title":"ScaLP: A light-weighted (MI)LP library","volume-title":"Proc. Workshop Methoden Beschreibungssprachen Modellierung Verifikation Schaltungen Systemen","author":"Sittel"},{"key":"ref9","volume-title":"LPSolve: Open Source (Mixed-Integer) Linear Programming System","author":"Berkelaar","year":"2004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s12532-008-0001-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref12","volume-title":"Origami HLS","year":"2020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927490"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29400-7_13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3317670"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3317670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258933"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968512"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/173262.155115"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.554030"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834440"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00020"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig48160.2019.8994768"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/633617.803575"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1147\/sj.41.0025"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-55895-0_462"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1117\/12.663457"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1977.1162921"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629940"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055290"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/31.31347"},{"key":"ref37","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","author":"Parhi","year":"2007"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1002\/9780470828519"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1111\/j.2517-6161.1994.tb02010.x"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178275"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9716240\/09356726.pdf?arnumber=9356726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:19:24Z","timestamp":1704842364000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9356726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3060320","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}