{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:59:26Z","timestamp":1780675166171,"version":"3.54.1"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62072177"],"award-info":[{"award-number":["62072177"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772092"],"award-info":[{"award-number":["61772092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61972154"],"award-info":[{"award-number":["61972154"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Science and Technology Project","award":["20ZR1417200"],"award-info":[{"award-number":["20ZR1417200"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcad.2021.3062768","type":"journal-article","created":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T22:02:13Z","timestamp":1614636133000},"page":"544-557","source":"Crossref","is-referenced-by-count":14,"title":["Tail Latency Optimization for LDPC-Based High-Density and Low-Cost Flash Memory Devices"],"prefix":"10.1109","volume":"41","author":[{"given":"Yina","family":"Lv","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9977-529X","authenticated-orcid":false,"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3769-1007","authenticated-orcid":false,"given":"Longfei","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4042-6538","authenticated-orcid":false,"given":"Changlong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6431-9868","authenticated-orcid":false,"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"57","article-title":"Design tradeoffs for SSD performance","volume-title":"Proc. ATC","volume":"57","author":"Agrawal"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref4","first-page":"210","article-title":"13.1 a 1.33 TB 4-bit\/cell 3D-flash memory on a 96-word-line-layer technology","volume-title":"Proc. ISSCC","author":"Shibata"},{"key":"ref5","volume-title":"Intel Announces Nand Flash Memory Under 10nm","year":"2017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref7","volume-title":"Limitations of 3D Nand Scaling","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2451660"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0343"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2893287"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2808227"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref15","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume-title":"Proc. FAST","author":"Zhao"},{"key":"ref16","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","volume-title":"Proc. USENIX FAST","author":"Li"},{"key":"ref17","first-page":"1","article-title":"LALDPC: Latency-aware LDPC for read performance improvement of solid state drives","volume-title":"Proc. MSST","author":"Du"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858383"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897706"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280078"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3423137"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326359"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062209"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2757667.2757679"},{"issue":"10","key":"ref29","first-page":"1","article-title":"Optimizing nand flash-based SSDs via retention relaxation","volume-title":"Proc. USENIX FAST","volume":"11","author":"Liu"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.118"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1508284.1508271"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.36"},{"key":"ref34","first-page":"281","article-title":"Design tradeoffs for {SSD} reliability","volume-title":"Proc. USENIX FAST","author":"Kim"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2766156"},{"key":"ref36","volume-title":"Dual mode error correction code (ECC) apparatus for flash memory and method thereof","author":"Chen","year":"2010"},{"key":"ref37","volume-title":"Dual ECC decoder","author":"Anholt","year":"2013"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9716240\/09365694.pdf?arnumber=9365694","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:44:34Z","timestamp":1704843874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365694\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3062768","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}