{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:04:24Z","timestamp":1780675464757,"version":"3.54.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/P010040\/1"],"award-info":[{"award-number":["EP\/P010040\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/R006865\/1"],"award-info":[{"award-number":["EP\/R006865\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000287","name":"Imagination Technologies","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006785","name":"Google Ph.D. Fellowship in Systems and Networking","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcad.2021.3065902","type":"journal-article","created":{"date-parts":[[2021,3,15]],"date-time":"2021-03-15T20:22:56Z","timestamp":1615839776000},"page":"628-641","source":"Crossref","is-referenced-by-count":21,"title":["DASS: Combining Dynamic & Static Scheduling in High-Level Synthesis"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2791-2555","authenticated-orcid":false,"given":"Jianyi","family":"Cheng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6659-8533","authenticated-orcid":false,"given":"Lana","family":"Josipovic","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0201-310X","authenticated-orcid":false,"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6142-7345","authenticated-orcid":false,"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6735-5533","authenticated-orcid":false,"given":"John","family":"Wickerson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478841"},{"key":"ref3","volume-title":"Xilinx Vivado HLS","year":"2017"},{"key":"ref4","volume-title":"Intel HLS Compiler","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375297"},{"key":"ref7","volume-title":"HLS-Benchmarks","author":"Cheng","year":"2019"},{"key":"ref8","volume-title":"Datasets for Combining Dynamic & Static Scheduling in High-level Synthesis","year":"2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3065902"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"issue":"1","key":"ref11","doi-asserted-by":"crossref","first-page":"89","DOI":"10.1023\/A:1008941525972","article-title":"Hardware\/software co-design of run-time schedulers for real-time systems","volume":"6","author":"Mooney","year":"2000","journal-title":"Design Autom. Embedded Syst."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147025"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691121"},{"key":"ref14","article-title":"Compiling occam into Field-Programmable Gate Arrays","volume-title":"FPGAs","author":"Page","year":"1991"},{"key":"ref15","volume-title":"Handel-C","year":"2005"},{"key":"ref16","first-page":"501","article-title":"C to asynchronous dataflow circuits: An end-to-end toolflow","volume-title":"Proc. IEEE 13th Int. Workshop Logic Synth. (IWLS)","author":"Venkataramani"},{"key":"ref17","article-title":"Pegasus: An efficient intermediate representation","author":"Budiu","year":"2002"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3126525"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00031"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488796"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.31"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372553"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593143"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021754"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref27","volume-title":"System Timing","author":"Seitz","year":"1980"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.204786"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00014"},{"key":"ref30","article-title":"The Livermore Fortran kernels: A computer test of the numerical performance range","author":"McMahon","year":"1986"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375300"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375314"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045491"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9716240\/09378784.pdf?arnumber=9378784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T22:59:46Z","timestamp":1704841186000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9378784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":34,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3065902","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}