{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:38Z","timestamp":1740132038669,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/tcad.2021.3065915","type":"journal-article","created":{"date-parts":[[2021,3,17]],"date-time":"2021-03-17T19:53:11Z","timestamp":1616010791000},"page":"438-451","source":"Crossref","is-referenced-by-count":6,"title":["Information Leakage Analysis Using a Co-Design-Based Fault Injection Technique on a RISC-V Microprocessor"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1876-117X","authenticated-orcid":false,"given":"Jim","family":"Plusquellic","sequence":"first","affiliation":[]},{"given":"Donald E.","family":"Owen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1051-473X","authenticated-orcid":false,"given":"Tom J.","family":"Mannos","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4866-7475","authenticated-orcid":false,"given":"Brian","family":"Dziki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.386985"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00127-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.05.015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1186\/s13639-019-0088-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293931"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-5906-5_1206"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.712103"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015079004512"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.889115"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649610"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2995729"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/54.82034"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477416"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545681"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.790625"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313220"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2007.4427437"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176660"},{"article-title":"The rocket chip generator","year":"2016","author":"Asanovi\u0107","key":"ref22"},{"volume-title":"System-On-Chip Template Based on Synthesizable Processor Compliant WITH the Risc-V Architecture","year":"2020","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2858773"},{"volume-title":"Petalinux Tools","year":"2020","key":"ref25"},{"volume-title":"Synopsys Design Compiler","year":"2020","key":"ref26"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"volume-title":"Cadence Innovus Implementation System","year":"2020","key":"ref28"},{"volume-title":"Vivado Design Suite","year":"2020","key":"ref29"},{"volume-title":"A Byte-Oriented AES-256 Implementation","year":"2020","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(02)00043-3"},{"volume-title":"Random Bit Generation","year":"2020","key":"ref32"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9716240\/9380709-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9716240\/09380709.pdf?arnumber=9380709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:28:36Z","timestamp":1704842916000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9380709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":32,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3065915","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,3]]}}}