{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,22]],"date-time":"2026-10-22T16:54:48Z","timestamp":1792688088618,"version":"4.5.0"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcad.2021.3068098","type":"journal-article","created":{"date-parts":[[2021,3,23]],"date-time":"2021-03-23T20:27:29Z","timestamp":1616531249000},"page":"1191-1195","source":"Crossref","is-referenced-by-count":10,"title":["Memristor Modeling Using the Modified Nodal Analysis Approach"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8735-3268","authenticated-orcid":false,"given":"Theresa","family":"Kahale","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Lebanese American University, Byblos, Lebanon"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2049-4728","authenticated-orcid":false,"given":"Dani","family":"Tannir","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Lebanese American University, Byblos, Lebanon"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084079"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537950"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2167330"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648844"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2384521"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2007.906480"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2038051"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/Radioelek.2014.6828420"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9737555\/09383826.pdf?arnumber=9383826","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:19:38Z","timestamp":1704842378000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9383826\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3068098","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}