{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:34:17Z","timestamp":1781109257986,"version":"3.54.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1619415"],"award-info":[{"award-number":["1619415"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA Contract","doi-asserted-by":"publisher","award":["HR001119C0070"],"award-info":[{"award-number":["HR001119C0070"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcad.2021.3068109","type":"journal-article","created":{"date-parts":[[2021,3,23]],"date-time":"2021-03-23T20:27:29Z","timestamp":1616531249000},"page":"979-992","source":"Crossref","is-referenced-by-count":6,"title":["Converting Flip-Flop to Clock-Gated 3-Phase Latch-Based Designs Using Graph-Based Retiming"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1762-7208","authenticated-orcid":false,"given":"Huimei","family":"Cheng","sequence":"first","affiliation":[{"name":"Apple Inc, Cupertino, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[{"name":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yichen","family":"Gu","sequence":"additional","affiliation":[{"name":"Micron Technology (Shanghai) Co., Ltd Engineer–DEG Design Group, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8283-0168","authenticated-orcid":false,"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[{"name":"Ming Hsieh Department of Electrical and Computer Engineering, University of Southern California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0289"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357308"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598238"},{"key":"ref4","volume-title":"High-Performance Energy-Efficient Microprocessor Design","author":"Oklobdzija","year":"2007"},{"key":"ref5","first-page":"33","article-title":"The advantages of latch-based design under process variation","volume-title":"Proc. IWLS","author":"Hurst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2232684"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419801"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351251"},{"key":"ref11","first-page":"985","article-title":"Short path padding with multiple-Vtcells for wide-pulsed-latch based circuits at ultra-low voltage","volume-title":"Proc. ASICON","author":"Ding"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337563"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAIE.2011.6162138"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655956"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1142\/S0129156496000141"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621598"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289061"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159693"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2846631"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116563"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-68953-1"},{"key":"ref25","first-page":"1","article-title":"Optimal clocking of synchronous systems","volume-title":"Proc. TAU Workshop","author":"Sakallah"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116563"},{"key":"ref27","volume-title":"ISCAS89: International Sympostion Circuits and System Sequential Benchmark","year":"2019"},{"key":"ref28","volume-title":"MIT-LL Common Evaluation Platform (CEP)","year":"2019"},{"key":"ref29","volume-title":"Plasma CPU","year":"2014"},{"key":"ref30","volume-title":"Rocket Chip","year":"2019"},{"key":"ref31","volume-title":"ARM Cortex M0","year":"2019"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.571329"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116563"},{"key":"ref34","volume-title":"Gurobi Optimizer Reference Manual","year":"2018"},{"key":"ref35","volume-title":"Combinatorial Optimization: Algorithms and Complexity","author":"Papadimitriou","year":"1998"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344540"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2614004"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.2307\/2583863"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00015"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9737555\/9383814-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9737555\/09383814.pdf?arnumber=9383814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:00:12Z","timestamp":1704841212000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9383814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3068109","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}