{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,25]],"date-time":"2026-09-25T03:26:40Z","timestamp":1790306800740,"version":"4.1.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea Government","doi-asserted-by":"publisher","award":["2019R1A2C3011079"],"award-info":[{"award-number":["2019R1A2C3011079"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcad.2021.3076141","type":"journal-article","created":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T20:33:33Z","timestamp":1619555613000},"page":"1142-1153","source":"Crossref","is-referenced-by-count":13,"title":["Herringbone-Based TSV Architecture for Clustered Fault Repair and Aging Recovery"],"prefix":"10.1109","volume":"41","author":[{"given":"Sangmin","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3319-6647","authenticated-orcid":false,"given":"Minho","family":"Cheong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2385-2375","authenticated-orcid":false,"given":"Donghyun","family":"Han","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Computer System and Reliable SOC Laboratory, Yonsei University, Seoul, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416628"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2008.4735985"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.04.003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490883"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2013.6615583"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.021"},{"key":"ref8","first-page":"1024","article-title":"TSV open defects in 3D integrated circuits: Characterization, test, and optimal spare allocation","volume-title":"Proc. Design Autom. Conf. (DAC)","author":"Ye"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2289964"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2611505"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0221043"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821559"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558514"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876906"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2946243"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2927485"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995094"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653610"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2343156"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2681703"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3025169"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2969237"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926986"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907922"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2871861"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784499"},{"key":"ref31","volume-title":"Standard Method for Calculating the Electromigration Model Parameters for Current Density and Temperature","year":"1998"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/290179.290181"},{"key":"ref33","volume-title":"IWLS 2005 Benchmark Circuits","year":"2016"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382333"},{"key":"ref35","volume-title":"The Nangate 45-nm Open Cell Library","year":"2011"},{"key":"ref36","volume-title":"Procedure for Wafer-Level DC Characterization of Bias Temperature Instabilities","year":"2015"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9737555\/09416562.pdf?arnumber=9416562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:44:41Z","timestamp":1704843881000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9416562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":36,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3076141","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}