{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:44:58Z","timestamp":1781883898399,"version":"3.54.5"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"E2CDA Program of National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1740197"],"award-info":[{"award-number":["CCF 1740197"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["NCORE 2762.003"],"award-info":[{"award-number":["NCORE 2762.003"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/tcad.2021.3078408","type":"journal-article","created":{"date-parts":[[2021,5,7]],"date-time":"2021-05-07T22:57:14Z","timestamp":1620428234000},"page":"1006-1019","source":"Crossref","is-referenced-by-count":18,"title":["Robust Processing-In-Memory With Multibit ReRAM Using Hessian-Driven Mixed-Precision Computation"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2191-8411","authenticated-orcid":false,"given":"Saurabh","family":"Dash","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8239-0492","authenticated-orcid":false,"given":"Yandong","family":"Luo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4415-0866","authenticated-orcid":false,"given":"Anni","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8894-3390","authenticated-orcid":false,"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240770"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715178"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840871"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268314"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015940"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926982"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2673548"},{"key":"ref13","first-page":"263","article-title":"Optimal brain surgeon: Extensions and performance comparisons","volume-title":"Proc. 6th Int. Conf. Neural Inf. Process. Syst. (NIPS)","author":"Hassibi"},{"key":"ref14","volume-title":"Learning to prune deep neural networks via layer-wise optimal brain surgeon","author":"Dong","year":"2017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00474"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.243"},{"key":"ref18","volume-title":"Cifar-10","author":"Krizhevsky"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2923745"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240800"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776497"},{"key":"ref30","volume-title":"Empirical analysis of the hessian of over-parametrized neural networks","author":"Sagun","year":"2017"},{"key":"ref31","first-page":"4790","article-title":"On connected sublevel sets in deep learning","volume-title":"Proc. ICML","volume":"97","author":"Nguyen"},{"key":"ref32","first-page":"58","article-title":"Accelerated stochastic power iteration","volume-title":"Proc. AISTATS","volume":"84","author":"Xu"},{"key":"ref33","volume-title":"pytorch-hessian-eigenthings: efficient pytorch hessian eigendecomposition","author":"Golmant"},{"key":"ref34","volume-title":"Elements of Information Theory (Wiley Series in Telecommunications and Signal Processing)","author":"Cover","year":"2006"},{"key":"ref35","volume-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper","author":"Krishnamoorthi","year":"2018"},{"key":"ref36","volume-title":"Quantizing deep convolutional networks for efficient inference: A whitepaper","author":"Krishnamoorthi","year":"2018"},{"key":"ref37","first-page":"8024","article-title":"PyTorch: An imperative style, high-performance deep learning library","volume-title":"Advances in Neural Information Processing Systems 32","author":"Paszke","year":"2019"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3001526"},{"key":"ref40","article-title":"Lpddr4 moves mobile","author":"Skinner","year":"2013","journal-title":"JEDEC Mobile"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415666"},{"key":"ref42","first-page":"236","article-title":"Sparse ReRAM engine: Joint exploration of activation and weight sparsity in compressed neural networks","volume-title":"Proc. 46th Int. Symp. Comput. Architect. (ISCA)","author":"Yang"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9737555\/9425549-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9737555\/09425549.pdf?arnumber=9425549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T00:26:12Z","timestamp":1704846372000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9425549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":42,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3078408","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4]]}}}