{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,8]],"date-time":"2026-10-08T19:20:41Z","timestamp":1791487241722,"version":"4.3.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["108-2218-E-007-061"],"award-info":[{"award-number":["108-2218-E-007-061"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["109-2221-E-007-082-MY2"],"award-info":[{"award-number":["109-2221-E-007-082-MY2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["109-2221-E-155-047-MY2"],"award-info":[{"award-number":["109-2221-E-155-047-MY2"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST) of Taiwan","doi-asserted-by":"publisher","award":["109-2224-E-007-005"],"award-info":[{"award-number":["109-2224-E-007-005"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3087584","type":"journal-article","created":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T13:08:30Z","timestamp":1623244110000},"page":"1412-1422","source":"Crossref","is-referenced-by-count":4,"title":["Don\u2019t Care Computation and De Morgan Transformation for Threshold Logic Network Optimization"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0136-9825","authenticated-orcid":false,"given":"Chia-Chun","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0170-4662","authenticated-orcid":false,"given":"Ciao-Syun","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6272-9222","authenticated-orcid":false,"given":"You-Hsuen","family":"Tsai","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3934-800X","authenticated-orcid":false,"given":"Yung-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Yuan Ze University, Taoyuan, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun-Yao","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/55.244735"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3358748"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129965"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.215001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.20"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref9","first-page":"222","article-title":"A non-ILP based threshold logic synthesis methodology","volume-title":"Proc. IWLS","author":"Gowda"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3015441"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2964768"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918351"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.134"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref19","volume-title":"Threshold Logic and Its Applications","author":"Muroga","year":"1971"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729403"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644871"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834434"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287702"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2035311"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510933"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123280"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1328838"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"ref29","volume-title":"ABC: A System for Sequential Synthesis and Verification, Release 70930","year":"2007"},{"key":"ref30","volume-title":"Benchmark Circuits Used in the Work Entitled \u2018Don\u2019t-Care-Based Node Minimization for Threshold Logic Networks\u2019","author":"Chen","year":"2019"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09448356.pdf?arnumber=9448356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:34:23Z","timestamp":1705012463000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9448356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":30,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3087584","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}