{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,30]],"date-time":"2026-09-30T07:20:13Z","timestamp":1790752813154,"version":"4.1.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation CAREER Award","doi-asserted-by":"publisher","award":["NSF CNS-1943224"],"award-info":[{"award-number":["NSF CNS-1943224"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"BRAINE (\u201cBig data pRocessing and Artificial Intelligence at the Network Edge\u201d) H2020 ECSEL European Project","award":["N\u00b0 876967"],"award-info":[{"award-number":["N\u00b0 876967"]}]},{"name":"French BPI through Securyzr-V Project"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3088803","type":"journal-article","created":{"date-parts":[[2021,6,14]],"date-time":"2021-06-14T20:08:32Z","timestamp":1623701312000},"page":"1276-1289","source":"Crossref","is-referenced-by-count":7,"title":["Aging Effects on Template Attacks Launched on Dual-Rail Protected Chips"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4062-3638","authenticated-orcid":false,"given":"Farzad","family":"Niknia","sequence":"first","affiliation":[{"name":"University of Maryland Baltimore County, Baltimore, MD, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5063-7964","authenticated-orcid":false,"given":"Jean-Luc","family":"Danger","sequence":"additional","affiliation":[{"name":"Think Ahead Business Line of Secure-IC S.A.S., Institut Polytechnique de Paris, Palaiseau, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5044-3534","authenticated-orcid":false,"given":"Sylvain","family":"Guilley","sequence":"additional","affiliation":[{"name":"Think Ahead Business Line of Secure-IC S.A.S., Institut Polytechnique de Paris, Palaiseau, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5825-6637","authenticated-orcid":false,"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electrical Engineering, University of Maryland Baltimore County, Baltimore, MD, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569368"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.49"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.893809"},{"key":"ref4","first-page":"514","article-title":"Statistical reliability analysis under process variation and aging effects","volume-title":"Proc. ACM\/IEEE Design Autom. Conf.","author":"Lu"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.876310"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197713"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2724718"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-125"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.431-468"},{"key":"ref10","first-page":"236","article-title":"Combinational logic design for AES SubByte transformation on masked data","volume":"2003","author":"Trichina","year":"2003","journal-title":"IACR Cryptol. EPrint Arch."},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0006-y"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978\u20133-540\u201328632-5_2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_27"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36400-5_3"},{"key":"ref15","first-page":"531","article-title":"Template attack vs bayes classifier","volume":"2017","author":"Picek","year":"2017","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194638"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_11"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2015\/v8i8\/68115"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263957"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID49098.2020.00050"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref22","volume-title":"HSPICE User Guide: Basic Simulation and Analysis","year":"2016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62024-4_7"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_31"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-015-0107-0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529734"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2757921"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_32"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.1.184"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629925"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2009.40"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SSIRI.2008.31"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090745"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s12095-017-0241-x"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_21"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0170-9"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.20"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55220-5_26"},{"key":"ref42","first-page":"736","article-title":"Representative critical reliability paths for low-cost and accurate on-chip aging evaluation","volume-title":"Proc. Int. Conf. Comput.-Aided Design (ICCAD)","author":"Wang"},{"key":"ref43","volume-title":"Nangate 45nm Open Cell Library","year":"2016"},{"key":"ref44","first-page":"475","article-title":"Solving circuit optimisation problems in cryptography and cryptanalysis","volume":"2011","author":"Courtois","year":"2011","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44709-3_4"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-013-0067-1"},{"key":"ref47","article-title":"A key to success: Success exponents for side-channel distinguishers (extended version of [15])","author":"Guilley","year":"2016"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2611765.2611772"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-012-0030-6"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9084-8"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20465-4_8"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431597"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/43\/9760497\/9453399-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09453399.pdf?arnumber=9453399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T22:54:21Z","timestamp":1705013661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9453399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":52,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3088803","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}