{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:25:32Z","timestamp":1773843932867,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel India Research Fellowship 2020"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3090339","type":"journal-article","created":{"date-parts":[[2021,6,18]],"date-time":"2021-06-18T19:59:25Z","timestamp":1624046365000},"page":"1371-1385","source":"Crossref","is-referenced-by-count":19,"title":["FastSim: A Fast Simulation Framework for High-Level Synthesis"],"prefix":"10.1109","volume":"41","author":[{"given":"Mohammed","family":"Abderehman","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jayprakash","family":"Patidar","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay","family":"Oza","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yom","family":"Nigam","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"TM Abdul","family":"Khader","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3835-4184","authenticated-orcid":false,"given":"Chandan","family":"Karfa","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Guwahati, Guwahati, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Vivado High-Level Synthesis","year":"2021"},{"key":"ref2","volume-title":"Catapult High-Level Synthesis","year":"2021"},{"key":"ref3","volume-title":"Intel FPGA SDK for OpenCL Pro Edition","year":"2019"},{"key":"ref4","volume-title":"Synphony C Compiler","year":"2010"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645550"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042889"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2314392"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2978242"},{"key":"ref10","volume-title":"Zebu Server 4 Emulation System Verification Datasheet","year":"2020"},{"key":"ref11","volume-title":"Vivado Design Suite User Guide, UG902(v2018.3)","year":"2018"},{"key":"ref12","volume-title":"Seloco","year":"2021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2970597"},{"key":"ref14","volume-title":"Verilator","author":"Snyder","year":"2017"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.913390"},{"key":"ref17","first-page":"1","article-title":"Scalable certification framework for behavioral synthesis front-end","volume-title":"Proc. 51st ACM\/EDAC\/IEEE DAC","author":"Yang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0501"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228885"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035542"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1109118.1109121"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2015.7340466"},{"key":"ref23","first-page":"1","article-title":"Handling design and implementation optimizations in equivalence checking for behavioral synthesis","volume-title":"Proc. 50th ACM\/EDAC\/IEEE DAC","author":"Yang"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49674-9_38"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203844"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865424"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062243"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.03.014"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357111"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488927"},{"key":"ref34","volume-title":"PyveriLog Library Reference","year":"2021"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.3389\/fninf.2021.632729"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335152"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref38","volume-title":"ModelSim HDL Simulator","year":"2021"},{"key":"ref39","volume-title":"Xilinx Kintex 7 Series FPGA Configuration Manual","year":"2018"},{"key":"ref40","volume-title":"Bambu Tool Reference","year":"2021"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref42","volume-title":"Parallel programming for FPGAs","author":"Kastner","year":"2018"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09459963.pdf?arnumber=9459963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T23:13:17Z","timestamp":1705014797000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9459963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":43,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3090339","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}