{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T01:29:27Z","timestamp":1792718967284,"version":"4.5.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3091410","type":"journal-article","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T19:58:36Z","timestamp":1624391916000},"page":"1523-1536","source":"Crossref","is-referenced-by-count":13,"title":["Flexible and Efficient QoS Provisioning in AXI4-Based Network-on-Chip Architecture"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2791-2395","authenticated-orcid":false,"given":"Boqian","family":"Wang","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, Kista, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0061-3475","authenticated-orcid":false,"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, Kista, Sweden"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"AXI and ACE Protocol Specification","year":"2011"},{"key":"ref2","first-page":"684","article-title":"Route packets, not wires: On-chip interconnection networks","volume-title":"Proc. 38th ACM Design Autom. Conf.","author":"Dally"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253808"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090821"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415774"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339200"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839493"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3126561"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.35"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786577"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2010.77"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.34"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICECA.2018.8474664"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2013.6749691"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263036"},{"key":"ref18","volume-title":"Hardware accelerated SDR platform for adaptive air interfaces","author":"Kazaz","year":"2017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2017.7968673"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.166"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCARC.2018.8541147"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228892"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398072"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2063130"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2584781"},{"key":"ref27","first-page":"1","article-title":"ANN based admission control for on-chip networks","volume-title":"Proc. 56th Design Autom. Conf. (DAC)","author":"Wang"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000673"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2310226"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.117"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763073"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.252"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.17"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/964725.633050"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2004.1354611"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.25"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537665"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.10.016"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446076"},{"key":"ref43","volume-title":"Using Quality of Service (QoS) Capabilities in Zynq-7000 AP SoC Devices","year":"2015"},{"key":"ref44","volume-title":"Improving Quality of Service with DesignWare IP for AMBA Interconnect","year":"2019"},{"key":"ref45","volume-title":"Qsys Interconnect","year":"2014"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00008"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3029014"},{"key":"ref48","volume-title":"Booksim 2.0 User\u2019s Guide","author":"Jiang","year":"2010"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00012"},{"key":"ref52","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2004"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09462552.pdf?arnumber=9462552","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T00:00:06Z","timestamp":1705017606000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9462552\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":52,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3091410","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}