{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:13:14Z","timestamp":1765041194745,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Research and Development Program for Advanced Integrated-Intelligence for Identification through the National Research Foundation of Korea (NRF) funded by Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["2018M3E3A1057248"],"award-info":[{"award-number":["2018M3E3A1057248"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10080722"],"award-info":[{"award-number":["10080722"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100020088","name":"Korea Semiconductor Research Consortium (KSRC) support program for the development of the future semiconductor device","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020088","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/tcad.2021.3091440","type":"journal-article","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T19:58:36Z","timestamp":1624391916000},"page":"1330-1343","source":"Crossref","is-referenced-by-count":5,"title":["STT-MRAM-Based Multicontext FPGA for Multithreading Computing Environment"],"prefix":"10.1109","volume":"41","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5950-0056","authenticated-orcid":false,"given":"Jeongbin","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"given":"Yongwoon","family":"Song","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Sogang University, Seoul, South Korea"}]},{"given":"Kyungseon","family":"Cho","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2981-0800","authenticated-orcid":false,"given":"Hyukjun","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Sogang University, Seoul, South Korea"}]},{"given":"Hongil","family":"Yoon","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2013-8763","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}]}],"member":"263","reference":[{"key":"ref39","first-page":"211","article-title":"Training stochastic model recognition algorithms as networks can lead to maximum mutual information estimation of parameters","author":"bridle","year":"1990","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0731-7085(99)00272-1"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2803340"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"journal-title":"Vivado High-Level Synthesis","year":"2020","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"journal-title":"Intel Stratix Series FPGAs and SoCs","year":"2020","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929192"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577314"},{"article-title":"Intel XEON+ FPGA platform for the data center","year":"0","author":"gupta","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068722"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645549"},{"key":"ref15","article-title":"Dynamically programmable gate arrays: A step toward increased computational density","volume":"8","author":"dehon","year":"1996","journal-title":"Proc 4th Can Workshop Field Program Devices"},{"key":"ref16","first-page":"7","article-title":"Architecture of a multi-context FPGA using reconfigurable context memory","author":"chong","year":"2005","journal-title":"Proc 19th IEEE Int Parallel Distrib Process Symp"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2008.11.024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082778"},{"key":"ref19","article-title":"Tabula’s time machine","volume":"131","author":"halfhill","year":"2010","journal-title":"Microprocess Rep"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2016.7799753"},{"key":"ref3","first-page":"10","article-title":"1.1 computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref6","first-page":"20","article-title":"Accelerating datacenter workloads","author":"gupta","year":"2017","journal-title":"Proc 16th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2017.8368792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2018.8485850"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2372034"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629328"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17227-5_6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785543"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001191"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547680"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2009.25"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Proc Int Conf Comput -Aided Verification"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"journal-title":"Yosys Open SYnthesis Suite","year":"2016","author":"wolf","key":"ref44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"journal-title":"Predictive Technology Model","year":"2011","key":"ref43"},{"journal-title":"FPGA Architecture Survey and Challenges","year":"2008","author":"kuon","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/9760497\/09462524.pdf?arnumber=9462524","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,30]],"date-time":"2022-05-30T21:53:19Z","timestamp":1653947599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9462524\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":44,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2021.3091440","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2022,5]]}}}